Karnaugh map minimization Basic Terms (1) minterm 0000 0 1 1 1 1 1 1 1 1 0 1 1 maxterm - a single 1 - a single 0 1. implicant 0000 0 1 1 1 1 1 1 1 1 01.

Slides:



Advertisements
Similar presentations
ENEE244-02xx Digital Logic Design Lecture 10. Announcements HW4 due 10/9 – Please omit last problem 4.6(a),(c) Quiz during recitation on Monday (10/13)
Advertisements

ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
KARNAUGH MAP Introduction Strategy for Minimization Minimization of Product-of-Sums Forms Minimization of More Complex Expressions Don't care Terms 1.
©2004 Brooks/Cole FIGURES FOR CHAPTER 5 KARNAUGH MAPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter in the.
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Basic Digital Design Discussion D5.4 Section 13.6.
1 EE 365 Combinational-Circuit Synthesis. 2 Combinational-Circuit Analysis Combinational circuits -- outputs depend only on current inputs (not on history).
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR 1 Simplification of SOP Expression Prime Implicant (PI) is a product which is obtained from the number of maximum.
Basic Digital Design Discussion D5.4 Appendix F. Basic Digital Design Sum-of-Products Design Product-of-Sums Design.
Example: Given a 4-bit input combination N=N 3 N 2 N 1 N 0, this function produces a 1 output for N=1,2,3,5,7,11,13, and 0 otherwise.  According to the.
Computer Engineering (Logic Circuits) (Karnaugh Map)
ENEE244-02xx Digital Logic Design Lecture 10. Announcements HW4 assigned, due 10/9.
ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.
ECE 301 – Digital Electronics Karnaugh Maps and Determining a Minimal Cover (Lecture #8) The slides included herein were taken from the materials accompanying.
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
Simplifying Boolean Expressions Using K-Map Method
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Department of Computer Engineering
1 EE121 John Wakerly Lecture #4 Combinational-Circuit Synthesis ABEL.
1 © 2015 B. Wilkinson Modification date: January 1, 2015 Designing combinational circuits Logic circuits whose outputs are dependent upon the values placed.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
Chapter 4 Combinational Logic Design Principles. Overview Objectives -Define combinational logic circuit -Analysis of logic circuits (to describe what.
Examples. Examples (1/11)  Example #1: f(A,B,C,D) =  m(2,3,4,5,7,8,10,13,15) Fill in the 1’s. 1 1 C A B CD AB D 1 1.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Computer Organization CSC 405 Quine-McKluskey Minimization.
Unit 5 Karnaugh Maps Fundamentals of Logic Design by Roth and Kinney.
Copyright © 2004 by Miguel A. Marin Revised McGILL UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING COURSE ECSE DIGITAL SYSTEMS.
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
PRASAD A. PAWASKAR SPN. NO DETE 2 SEMESTER lec1-11.
Converting to Minterms Form
1 Quine-McCluskey Method. 2 Motivation Karnaugh maps are very effective for the minimization of expressions with up to 5 or 6 inputs. However they are.
Chapter 2 Two- Level Combinational Logic. Chapter Overview Logic Functions and Switches Not, AND, OR, NAND, NOR, XOR, XNOR Gate Logic Laws and Theorems.
ENEE244-02xx Digital Logic Design Lecture 12. Announcements HW4 due today HW5 is up on course webpage. Due on 10/16. Recitation quiz on Monday, 10/13.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Karnaugh Maps ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
07 KM Page 1 ECEn/CS 224 Karnaugh Maps. 07 KM Page 2 ECEn/CS 224 What are Karnaugh Maps? A simpler way to handle most (but not all) jobs of manipulating.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
ECE 3110: Introduction to Digital Systems
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
Conversion from one number base to another Binary arithmetic Equation simplification DeMorgan’s Laws Conversion to/from SOP/POS Reading equations from.
Prof. Hsien-Hsin Sean Lee
KARNAUGH MAP A Karnaugh map (K Map) is a pictorial method used to minimize boolean expressions without having to use boolean algebra theorems and equation.
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 4: Cost of Logic Circuits and Karnaugh Maps José Nelson Amaral.
EECS 270 Lecture 10. K-map “rules” – Only circle adjacent cells (remember edges are adjacent!) – Only circle groups that are powers of 2 (1, 2,
CEC 220 Digital Circuit Design Implicants Wed, Sept. 23 CEC 220 Digital Circuit Design Slide 1 of 10.
©2010 Cengage Learning SLIDES FOR CHAPTER 5 KARNAUGH MAPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.
ECE 2110: Introduction to Digital Systems
Computer Organisation
ECE 3110: Introduction to Digital Systems
Plotting functions not in canonical form
CSCE 211: Digital Logic Design
ECE 2110: Introduction to Digital Systems
ECE 331 – Digital System Design
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
Karnaugh Maps Introduction Venn Diagrams 2-variable K-maps
Chapter 3 Gate-level Minimization.
CSCE 211: Digital Logic Design
Minimization of Switching Functions
Overview Part 2 – Circuit Optimization
CSCE 211: Digital Logic Design
Simplification of Boolean Functions using K-Maps
Presentation transcript:

Karnaugh map minimization Basic Terms (1) minterm maxterm - a single 1 - a single 0 1. implicant any group of adjacent 1’s (or 0’s) of the size 1, 2, 4, 8, 16, prime implicant an implicant that is not contained within any larger implicant

Karnaugh map minimization Basic Terms (2) 1 * - 1 (minterm) that is included in only one prime implicant *1* 1 1*1* *1* 0 1*1* 1 4. essential prime implicant *1* 1 1*1* *1* 01*1* 1 5. secondary prime implicant *1* 1 1*1* *1* 01*1* * - 0 (maxterm) that is included in only one prime implicant prime implicant that contains 1 * (or 0 * ) prime implicant that does not contain any 1 * (or 0 * )

Karnaugh map minimization Algorithm (1) 1. Fill Karnaugh map based on the function description 2. Decide about your goal if your goal is the minimum sum-of-products form you will be covering 1’s if your goal is the minimum product-of-sums form you will be covering 0’s 3. Find ALL prime implicants (covering 1’s or 0’s depending on step 2) 4. Find ALL 1 * s or 0 * s (depending on step 2), i.e., 1’s (0’s) belonging to only one prime implicant 5. Find ALL essential prime implicants, i.e., prime implicants containing 1 * s ( or 0 * s ) 6. Identify the remaining prime implicants as secondary prime implicants

7. Find ALL 1’s (0’s) not covered by essential prime implicants 8. Cover 1’s (0’s) found in step 7 using the minimum number of the largest secondary prime implicants Karnaugh map minimization Algorithm (2) 9. Write the minimized equation of the function F or F (depending on step 2) in the sum-of-products form ALL essential prime implicants first secondary prime implicants SELECTED in step 8 next 10. Document all your steps You should be able to verify each step independently of other steps If your goal is the product-of-sums form AND you have chosen to cover 0’s in step 2, apply the DeMorgan’s theorem to the equation obtained in step 9 to obtain the equation for F.