Computer Organization CSC 405 Quine-McKluskey Minimization.

Slides:



Advertisements
Similar presentations
Techniques for Combinational Logic Optimization
Advertisements

KU College of Engineering Elec 204: Digital Systems Design
Minimization of Circuits
Gate-Level Minimization
Quine-McCluskey (Tabular) Minimization  Two step process utilizing tabular listings to:  Identify prime implicants (implicant tables)  Identify minimal.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
Basics: Digital Logic. F(x,y) = x.y F(x,y) = x.y + x'.y'
CS 140 Lecture 3 Professor CK Cheng Tuesday 4/09/02.
Chapter 3 Simplification of Switching Functions
CSE-221 Digital Logic Design (DLD)
Gate-Level Minimization1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Simplifying Boolean Expressions Using K-Map Method
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
Quine-McCluskey Computer Organization I 1 March 2010 © McQuain Introduction Recall that the procedure we've seen for forming a Boolean function.
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Department of Computer Engineering
9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU1 Two Level Circuit Optimiztion An easier way to generate a minimal.
Quine-McCluskey (Tabular) Minimization Two step process utilizing tabular listings to: Identify prime implicants (implicant tables) Identify minimal PI.
Optimization Algorithm
Two-Level Simplification Approaches Algebraic Simplification: - algorithm/systematic procedure is not always possible - No method for knowing when the.
Karnaugh map minimization Basic Terms (1) minterm maxterm - a single 1 - a single 0 1. implicant
Two Level Networks. Two-Level Networks Slide 2 SOPs A function has, in general many SOPs Functions can be simplified using Boolean algebra Compare the.
Copyright © 2004 by Miguel A. Marin Revised McGILL UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING COURSE ECSE DIGITAL SYSTEMS.
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
2-1 Introduction Gate Logic: Two-Level Simplification Design Example: Two Bit Comparator Block Diagram and Truth Table A 4-Variable K-map for each of the.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 5: Quine-McCluskey Method José Nelson Amaral.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
1 Quine-McCluskey Method. 2 Motivation Karnaugh maps are very effective for the minimization of expressions with up to 5 or 6 inputs. However they are.
Computer Engineering (Logic Circuits) (Karnaugh Map)
CS2100 Computer Organisation
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
1 Gate Level Minimization EE 208 – Logic Design Chapter 3 Sohaib Majzoub.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
CEC 220 Digital Circuit Design Implicants Wed, Sept. 23 CEC 220 Digital Circuit Design Slide 1 of 10.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Lecture 21: Combinatorial Circuits II Discrete Mathematical Structures: Theory and Applications.
Technical Seminar II Implementation of
Lecture 1 Gunjeet kaur Dronacharya group of institutions.
CHAPTER 3 Simplification of Boolean Functions
ECE 2110: Introduction to Digital Systems
3-7 Other Two-level Implementations
Lecture #6 EGR 277 – Digital Logic
Plotting functions not in canonical form
ECE/CS 352 Digital Systems Fundamentals
EEL 3705 / 3705L Digital Logic Design
E- Lesson: Karnaugh Maps (K-Map ).
CSE140 HW2 Preparation Xinyuan Wang 04/20/2018.
Instructor: Alexander Stoytchev
Digital Logic & Design Dr. Waseem Ikram Lecture 12.
Digital Logic & Design Dr. Waseem Ikram Lecture 13.
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
SYEN 3330 Digital Systems Chapter 2 – Part 4 SYEN 3330 Digital Systems.
ECE 331 – Digital System Design
Optimization Algorithm
Computer Organization
Instructor: Alexander Stoytchev
Chapter 10.3 and 10.4: Combinatorial Circuits
Minimization of Switching Functions
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Overview Part 2 – Circuit Optimization
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Instructor: Alexander Stoytchev
CHAPTER 6 QUINE-McCLUSKEY METHOD
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Simplification of Boolean Functions using K-Maps
Presentation transcript:

Computer Organization CSC 405 Quine-McKluskey Minimization

The practical use of algebraic manipulation, Venn diagrams or Karnaugh maps for minimization of Boolean expressions is limited to problems with a few variables. The Quine-McKluskey procedure for minimization can be implemented as a computer algorithm and is applicable to expressions with any number of variables no 1's one 1's two 1's three 1's four 1's five 1's Example: Given the boolean expression F(p,q,r,s,t)= m(0,1,3, 4,6,11,14,15,16,18,24,27,28,31) minimize using the Quine-McKluskey procedure. Step 1: Separate the minterms into groups based on the number of 1's in their binary representations.

Step 2: Compare neighboring groups and replace pairs of terms with only one bit different with a common term containing a dash at the location of the unmatched bit. Be sure to mark the minterms that are used to create common terms so that they can be removed from the list. Step 3: Repeat the search until no new adjacent terms are found. Terms containing dashes are adjacent only if all dash positions match and all but one other position contain the same values. Step 4: Remove duplicates and list all terms surviving terms. Indicate which of the original minterms are covered by the surviving terms called implicants. x x x x x x x x x x x x x x x x x x

More than one minterm is covered by each implicant and some minterms are covered by more than on implicant. We need to find the smallest number of implicants that cover all minterms. These will be called the prime implicants x x x x x x x x x x x x x x x x x x x x x x x x I. II. III. IV. V. VI. VII. VIII. IX. X. XI. minterms implicants

Step 5: Notice that prime implicants VI, IX, X and XI are the only ones to cover minterms 18, 14, 28 and 31 respectively. These implicants must be included in our selected list. They are called essential prime implicants. Step 6: Next we must select the minimum number of remaining implicants so as to cover all minterms. This is not an easy problem, in general. Can you find a better (i.e. smaller) set of prime implicants that cover all the minterms? Step 7: Finally we use the selected set of prime implicants to generate the simplified Boolean expression. (00-00) (000-1) (100-0) (0-110) (11-00) (-1-11) F(p,q,r,s,t) = p'q's't' + p'q'r't + pq'r't + p'rst' + pqs't' + qst