Guest Lecture by Kyle Tietz CprE 281: Digital Logic.

Slides:



Advertisements
Similar presentations
Techniques for Combinational Logic Optimization
Advertisements

ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
4.2 Strategy for minimization So far, we used an intuitive approach to decide how the 1s in the K-map should be grouped together to obtain the minimum-cost.
Gate-level Minimization
Give qualifications of instructors: DAP
Computer Engineering (Logic Circuits) (Karnaugh Map)
ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.
ECE 301 – Digital Electronics Karnaugh Maps and Determining a Minimal Cover (Lecture #8) The slides included herein were taken from the materials accompanying.
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
SYEN 3330 Digital Systems Jung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 5.
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
Simplifying Boolean Expressions Using K-Map Method
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Department of Computer Engineering
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Optimization Algorithm
Logic and Computer Design Simon Petruc-Naum CS 147 – Dr. S.M. Lee.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
CS/EE 3700 : Fundamentals of Digital System Design Chris J. Myers Lecture 4: Logic Optimization Chapter 4.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Chapter 3 The Karnaugh Map
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
ECE/CS 352 Digital System Fundamentals1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 – Part 5 Tom Kaminski & Charles R. Kime.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Chapter 4 OPTIMIZED IMPLEMENTATION OF LOGIC FUNCTIONS.
CEC 220 Digital Circuit Design More Karnaugh Maps Monday, February 02 CEC 220 Digital Circuit Design Slide 1 of 11.
EECS 270 Lecture 10. K-map “rules” – Only circle adjacent cells (remember edges are adjacent!) – Only circle groups that are powers of 2 (1, 2,
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
1 EENG 2710 Chapter 3 Simplification of Switching Functions.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
Instructor: Alexander Stoytchev
ECE 2110: Introduction to Digital Systems
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
ECE 331 – Digital System Design
Lecture 4 Sums of Product Circuits Simplification
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
ECE 331 – Digital System Design
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Chapter 3 Gate-level Minimization.
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Guest Lecture by Kyle Tietz
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
ECE 331 – Digital System Design
Presentation transcript:

Guest Lecture by Kyle Tietz CprE 281: Digital Logic

Minimization CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © 2013

Administrative Stuff HW4 is out It is due on Monday Sep 4pm. Please write clearly on the first page (in block capital letters) the following three things:  Your First and Last Name  Your Student ID Number  Your Lab Section Letter

Administrative Stuff Exam 1 on Monday Sep 30. Details to follow. Homework Office Hours  Pratik Mishra  TLA  M 5:30-7:30pm  F 2:00-4:00pm

Recap

Four-variable K-map

Grouping Group with rectangles Both sides a power of 2:  1x1, 1x2, 2x1, 2x2, 1x4, 4x1, 2x4, 4x2, 4x4 Can use same minterm more than once Can wrap around edges of map

Recap Example

Terminology Literal  A variable, complemented or uncomplemented  Ex. X 1  Ex. X 2 _

Terminology Implicant  Product term that indicates the input combinations for which the function output is 1  Ex. x 1 - indicates that x 1 x 2 and x 1 x 2 yield output of 1  Ex. x 1 x 2 x x 1 ___ _ __

Terminology Prime Implicant  Implicant that cannot be combined into another implicant with fewer literals  Ex. x 1 x 2 x x 1 x 2 x Not prime Prime

Terminology Essential Prime Implicant  Prime implicant that includes a minterm not covered by any other prime implicant  Ex. x 1 x 2 x

Terminology Cover  Collection of implicants that account for all possible input valuations where output is 1  Ex. x 1 ’x 2 x 3 + x 1 x 2 x 3 ’ + x 1 x 2 ’x 3 ’  Ex. x 1 ’x 2 x 3 + x 1 x 3 ’ x 1 x 2 x

Example Number of  Implicants?  Prime Implicants?  Essential Prime Implicants? x 1 x 2 x

Why concerned with minimization? Simplified function Reduce cost of circuit  Cost: Gates + Inputs  Transistors

CprE Example: Minimization in SOP Form ZY XW g= Z’YX’W’ +ZY’X’W’ +Z’YX’W +ZYX’W +ZY’X’W + Z’Y’XW +ZYXW +ZY’XW + Z’Y’XW’ +Z’YXW’ +ZYXW’ +ZY’XW’

CprE ZY XW g=(Z+Y+X+W). (Z’+Y’+X+W) (Z+Y+X+W’). (Z+Y’+X’+W’) Example: Minimization in POS Form

CprE 281 Minimization of both SOP and POS Forms ZY XW g=ZY’ +XW’ +ZW +Y’X +Z’YX’ ZY XW g=(Z+Y+X).(Z+Y’+X’+W’).(Z’+Y’+X+W) Cost = 22 (5 AND gates, 1 OR gates 16 inputs) Cost = 18 (3 OR gates, 1 AND gates 14 inputs) Assumption: Complemented forms of primary inputs are given at zero cost.

Strategy 1.Generate all prime implicants 2.Find the set of essential prime implicants 3.If set of essential prime implicants covers function, Done! 4.Else, decide which non-essential prime implicants to add to complete minimum-cost cover

Examples

Five-variable K-map

CprE 281 K-map for 5-variables functions F(A,B,C,D,E) =  m(2,5,7,8,10,13,15,17,19,21,23,24,29,31) F(A,B,C,D,E) = CE + AB’E + BC’D’E’ + A’C’DE’

CprE 281Lec 1523 K-map for 6-variable functions G(A,B,C,D,E,F) =  m(2,8,10,18,24,26,34, 37,42,45,50,53,58,61) G(A,B,C,D,E,F) = D’EF’ + ADE’F + A’CD’F’

Questions?

THE END