Unit 5 Karnaugh Maps Fundamentals of Logic Design by Roth and Kinney.

Slides:



Advertisements
Similar presentations
Techniques for Combinational Logic Optimization
Advertisements

ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
KARNAUGH MAP Introduction Strategy for Minimization Minimization of Product-of-Sums Forms Minimization of More Complex Expressions Don't care Terms 1.
Gate-level Minimization
©2004 Brooks/Cole FIGURES FOR CHAPTER 5 KARNAUGH MAPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter in the.
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
ECE 301 – Digital Electronics Minterm and Maxterm Expansions and Incompletely Specified Functions (Lecture #6) The slides included herein were taken from.
ECE 331 – Digital System Design
Chapter 3 Simplification of Switching Functions
How to build a digital gate. CMOS NAND Gate Several realization of NOT 1. This is how a NOT operation is often represented schematically. 2. Sometimes.
Give qualifications of instructors: DAP
ENEE244-02xx Digital Logic Design Lecture 10. Announcements HW4 assigned, due 10/9.
ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.
ECE 301 – Digital Electronics Karnaugh Maps and Determining a Minimal Cover (Lecture #8) The slides included herein were taken from the materials accompanying.
Simplifying Boolean Expressions Using K-Map Method
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Department of Computer Engineering
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
Optimization Algorithm
Logic and Computer Design Simon Petruc-Naum CS 147 – Dr. S.M. Lee.
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
Simplification of incompletely specified functions using QM Tech.
Chapter 2 Two- Level Combinational Logic. Chapter Overview Logic Functions and Switches Not, AND, OR, NAND, NOR, XOR, XNOR Gate Logic Laws and Theorems.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Karnaugh Maps ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
Chapter 3 The Karnaugh Map
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
ece Parity Used to check for errors Can be either ODD or EVEN Left most bit used as the indicator For EVEN, insert a 0 or a 1 so as to make the.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
Chapter 4 OPTIMIZED IMPLEMENTATION OF LOGIC FUNCTIONS.
CEC 220 Digital Circuit Design Implicants Wed, Sept. 23 CEC 220 Digital Circuit Design Slide 1 of 10.
Unit II Fundamentals of Logic Design By Roth and Kinney.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
1 EENG 2710 Chapter 3 Simplification of Switching Functions.
©2010 Cengage Learning SLIDES FOR CHAPTER 4 APPLICATIONS OF BOOLEAN ALGEBRA MINTERM AND MAXTERM EXPANSIONS Click the mouse to move to the next page. Use.
UNIT 4 APPLICATIONS OF BOOLEAN ALGEBRA MINTERM AND MAXTERM EXPANSIONS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This.
©2010 Cengage Learning SLIDES FOR CHAPTER 6 QUINE-McCLUSKEY METHOD Click the mouse to move to the next page. Use the ESC key to exit this chapter. This.
©2010 Cengage Learning SLIDES FOR CHAPTER 5 KARNAUGH MAPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.
ECE 2110: Introduction to Digital Systems
Lecture #6 EGR 277 – Digital Logic
ECE 3110: Introduction to Digital Systems
QUINE-McCLUSKEY METHOD
CS 352 Introduction to Logic Design
ECE 2110: Introduction to Digital Systems
Karnaugh Maps.
ECE 331 – Digital System Design
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
ECE 331 – Digital System Design
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
ECE 331 – Digital System Design
Optimization Algorithm
ECE 331 – Digital System Design
Chapter 3 Gate-level Minimization.
Instructor: Alexander Stoytchev
Minimization of Switching Functions
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Instructor: Alexander Stoytchev
CHAPTER 6 QUINE-McCLUSKEY METHOD
Principles & Applications
ECE 331 – Digital System Design
Presentation transcript:

Unit 5 Karnaugh Maps Fundamentals of Logic Design by Roth and Kinney

5.1 Minimum forms of Switching Functions Cost is related to the number of gates in a realization. Karnaugh Maps: can be used to find the minimum cost two level circuits using AND, OR, and NOT gates. SOP—AND gates feed an OR gate. POS—OR gates feed an AND gate.

5.1 (cont.) Minimum SOPs are not always unique. Steps: –1. Combine terms using the uniting theorem. –2. Eliminate redundant terms using the consensus them or other theorems.

5.1 Cont. Definitions: –Minimum SOPs Has a minimum number of terms and Of all the expressions which have the same minimum number of terms, also has a minimum number of literals. –Minimum POSs Has a minimum number of terms and A minimum number of literals. Examples on page 135 and 136 illustrate the process.

5.2 Two and Three-Variable Karnaugh Maps Karnaugh Maps specify the value of the function for every combination of values of the independent variables. –Figure 5.1—2 value Karnaugh Map –Figure 5.2—3 value Karnaugh Map –Figure 5.3—Illustrates binary and decimal notation.

5.2 (cont.) Procedure for Karnaugh Maps 1. Plot the minterm expansion on the map by placing a 1 and 0 in the appropriate boxes. (see Figure 5-4, page 138) 2.Group the 1’s into pairs and groups of 4 (see Figure 5.5, page 139). 3. Assign product terms to the groups (again see Figure 5.5)

5.2(cont.) F’ can also be found using K maps (substitute 1’s for 0’s and 0’s for 1’s.) After finding the minimum minterm expansion for F’, then the complement can be taken to find the minimum Maxterm expansion (see page 140.)

5.3 Four-Variable Karnaugh See figure 5.10—minterms are located next to the four terms with which each could be combined. Example: f(a,b,c,d) = acd+ a’b + d’ –Figure 5-11, 5-12 –Incompletely Specified Function—Fig

5.4 Determination of Minimum Expressions Using Essential Prime Implicants Implicant of F: any single or group of 1’s which can be combined. Prime Implicant of F: product term implicant which cannot be combined with another term to eliminate a variable.

5.4 (cont.) A second 1 on a map is a prime implicant if it is not adjacent to another 1. A group of two is a prime implicant if it is not contained in a group of 4. Four adjacent 1’s form a prime implicant if they are not in a goup of 8. Figure 5-16 illustrates prime implicants and non-prime implicants.

5.4 (cont.) Procedure for finding a minimum sum. –Page 147 shows steps. –Flow chart is shown on page 148.

5.5 Five Variable Karnaugh Maps 3 dimensions are used. Section 5.5 illustrates the process.

5.6 Other Uses of Karnaugh Maps Can be used to list minterms, similar to truth tables. Can be useful to factor expressions.

5.7 Other Forms of Karnaugh Maps See Figure 5.27 and 5.28