Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.

Slides:



Advertisements
Similar presentations
Techniques for Combinational Logic Optimization
Advertisements

Digital Logic Design Gate-Level Minimization
KU College of Engineering Elec 204: Digital Systems Design
Minimization of Circuits
K-Map Simplification COE 202 Digital Logic Design Dr. Aiman El-Maleh
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
Gate-level Minimization
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
1 EE 365 Combinational-Circuit Synthesis. 2 Combinational-Circuit Analysis Combinational circuits -- outputs depend only on current inputs (not on history).
CSE-221 Digital Logic Design (DLD)
Example: Given a 4-bit input combination N=N 3 N 2 N 1 N 0, this function produces a 1 output for N=1,2,3,5,7,11,13, and 0 otherwise.  According to the.

Chapter 2: Combinatorial Logic Circuits Illustration Pg. 32 Logic Circuit Diagrams - Circuit Optimization -2,3,4 level maps 48 elements Optimized to 25.
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
Simplifying Boolean Expressions Using K-Map Method
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
KU College of Engineering Elec 204: Digital Systems Design
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Department of Computer Engineering
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
1 Digital Logic Design Week 5 Simplifying logic expressions.
Gate-Level Minimization Chapter 3. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
1 EE121 John Wakerly Lecture #4 Combinational-Circuit Synthesis ABEL.
1 © 2015 B. Wilkinson Modification date: January 1, 2015 Designing combinational circuits Logic circuits whose outputs are dependent upon the values placed.
Optimization Algorithm
Boolean Algebra 1854, George Boole created a two valued algebraic system which is now called Boolean algebra. 1938, Claude Shannon adapted Boolean algebra.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
Chapter 4 Combinational Logic Design Principles. Overview Objectives -Define combinational logic circuit -Analysis of logic circuits (to describe what.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
UM EECS 270 Spring 2011 – Taken from Dr.Karem Sakallah Logic Synthesis: From Specs to Circuits Implementation Styles –Random –Regular Optimization Criteria.
Combinational Logic Part 2: Karnaugh maps (quick).
PRASAD A. PAWASKAR SPN. NO DETE 2 SEMESTER lec1-11.
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
07 KM Page 1 ECEn/CS 224 Karnaugh Maps. 07 KM Page 2 ECEn/CS 224 What are Karnaugh Maps? A simpler way to handle most (but not all) jobs of manipulating.
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
CS151 Introduction to Digital Design Chapter Map Simplification.
Karnaugh Maps (K-Maps)
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
1 Gate Level Minimization EE 208 – Logic Design Chapter 3 Sohaib Majzoub.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Digital Systems Design 1 Signal Expressions Multiply out: F = ((X + Y)  Z) + (X  Y  Z) = (X  Z) + (Y  Z) + (X  Y  Z)
CHAPTER 3 Simplification of Boolean Functions
CSC205 Jeffrey N. Denenberg Lecture #5
ECE 2110: Introduction to Digital Systems
ECE 3110: Introduction to Digital Systems
ECE/CS 352 Digital Systems Fundamentals
ECE 2110: Introduction to Digital Systems
Karnaugh Maps (K-Maps)
Lecture 4 Sums of Product Circuits Simplification
Instructor: Alexander Stoytchev
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
SYEN 3330 Digital Systems Chapter 2 – Part 4 SYEN 3330 Digital Systems.
Optimization Algorithm
Chapter 3 Gate-level Minimization.
MINTERMS and MAXTERMS Week 3
ECB2212-Digital Electronics K-Map
COE 202: Digital Logic Design Combinational Logic Part 3
Overview Part 2 – Circuit Optimization
Chapter 4 Combinational Logic Design Principles. Overview Objectives -Define combinational logic circuit -Analysis of logic circuits (to describe what.
Simplification of Boolean Functions using K-Maps
Circuit Simplification and
Presentation transcript:

Circuit Minimization

It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and product expressions are especially expensive because the number of possible minterms or maxterms grows exponentially and hence gate with the number of variables. We reduce a combinational circuit by reducing the number and size of gates that are needed to build it.

Circuit Minimization We can minimize the circuit function using Boolean postulates and theorems. But it very difficult to find terms that can be combined in a jumble of algebraic symbols. It lacks specific rules to predict each succeeding step in the manipulative process. Solution to this is the Karnaugh Map method. –This map method provides a simple straightforward procedure for minimizing Boolean function. –First proposed by Veitch and modified by Karnaugh, known as Veitch diagram or Karnaugh map.

Karnaugh Map A Karnaugh map is a graphical representation of a logic function’s truth table. It is diagram made up of squares. Each square represents one minterm. Since any Boolean function can be expressed as a sum of minterms, the map presents a visual diagram of all possible ways a function may be expressed in a standard form. By recognizing various patterns, the user can derive alternative algebraic expressions for the same function, from which he/she can select the simplest one. Simplest algebraic expression is one that has a minimum number of literals and can be expressed as sum of products or product of sums.

Two, three and four input maps

Karnaugh Map The minterms are not arranged in a binary sequence, but in a sequence similar to the Gray code. The characteristic of this sequence is that only one bit changes from 1 to 0 or from 0 to 1. Any two adjacent squares in the map differ by only one variable, which is primed in one square and unprimed in the other. From the postulates of Boolean algebra, it follows that the sum of two adjacent minterms can be simplified to a single AND term consisting of one less literals. e.g., x.y + x.y’ = x.(y+y’) = x + 1 = x

Visualizing T10 -- Karnaugh maps

3-variable Karnaugh map

Example: F =  (1,2,5,7)

Karnaugh-map usage Plot 1s corresponding to minterms of function. Circle largest possible rectangular sets of 1s. –# of 1s in set must be power of 2 –OK to cross edges Read off product terms, one per circled set. –Variable is 1 ==> include variable –Variable is 0 ==> include complement of variable –Variable is both 0 and 1 ==> variable not included Circled sets and corresponding product terms are called “prime implicants” Minimum number of gates and gate inputs

Prime implicant A prime implicant of a logic function F(XYZ) is a normal product term P(XYZ) that implies F, such that if any variable is removed from P, then the resulting product term does not imply F. a prime implicant of F is a circled set of 1-cells satisfying our combining rule, such that if we make it larger, it covers one or more 0s.

Prime-number detector (again)

When we solved algebraically, we missed one simplification -- the circuit below has three less gate inputs.

Another example

Yet another example Distinguished 1 cells Essential prime implicants

the minimal sum A distinguished 1-cell of a logic function is an input combination that is covered by only one prime implicant. An essential prime implicant of a logic function is a prime implicant that covers one or more distinguished 1-cells. The minimal sum is the sum of essential prime implicants.

Simplifying Products of Sums In general, to find the lowest-cost realization of a logic function, we have to find both a minimal sum and a minimal product and compare them. Each 0 on the map corresponds to a maxterm in the canonical product of the logic function i = F =  x,y,z (0,3,4,6,7) = F =  x,y,z (1,2,5) (F’)’ = (  x,y,z (1,2,5))’find the minimal sum for the compliment of F and apply DeMorgan’s theorem.

“don’t-care” input combinations Sometimes the specification of a combinational circuit is such that its output doesn’t matter for certain input combinations, called don’t-cares. For example, suppose we wanted to build a prime-number detector whose 4-bit input is always a BCD digit; then minterms 10~15 should never occur. F =  N 3 N 2 N 1 N 0 (1, 2, 3, 5, 7) + d(10,11,12,13,14,15)

don’t-care” input combinations