PRASAD A. PAWASKAR SPN. NO. 0903055 DETE 2 SEMESTER lec1-11.

Slides:



Advertisements
Similar presentations
Techniques for Combinational Logic Optimization
Advertisements

Logic Gates.
Digital Logic Design Gate-Level Minimization
CS 121 Digital Logic Design
Minimization of Circuits
Prof. Sin-Min Lee Department of Computer Science
Combinational Logic Circuits Chapter 2 Mano and Kime.
ECE 238L Computer Logic Design Spring 2010
Gate-Level Minimization
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
ECE C03 Lecture 21 Lecture 2 Two Level Minimization Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Introduction Gate-level minimization refers to the design task of finding an optimal gate-level implementation of Boolean functions describing a digital.
Logic gate level Part 3: minimizing circuits. Improving circuit efficiency Efficiency of combinatorial circuit depends on number & arrangement of its.
Simplifying Boolean Expressions Using K-Map Method
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
11.1 Boolean Functions. Boolean Algebra An algebra is a set with one or more operations defined on it. A boolean algebra has three main operations, and,
1 Why study Boolean Algebra? 4 It is highly desirable to find the simplest circuit implementation (logic) with the smallest number of gates or wires. We.
1 Fundamentals of Computer Science Propositional Logic (Boolean Algebra)
Logic Design A Review. Binary numbers Binary numbers to decimal  Binary 2 decimal  Decimal 2 binary.
Department of Computer Engineering
ECE 331 – Digital System Design
Gate-Level Minimization Chapter 3. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
1 © 2015 B. Wilkinson Modification date: January 1, 2015 Designing combinational circuits Logic circuits whose outputs are dependent upon the values placed.
Logic and Computer Design Simon Petruc-Naum CS 147 – Dr. S.M. Lee.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Combinational Logic Part 2: Karnaugh maps (quick).
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
Gate-Level Minimization
Chapter 2 Two- Level Combinational Logic. Chapter Overview Logic Functions and Switches Not, AND, OR, NAND, NOR, XOR, XNOR Gate Logic Laws and Theorems.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
ECE 301 – Digital Electronics Basic Logic Operations, Boolean Expressions, and Boolean Algebra (Lecture #3)
CS1Q Computer Systems Lecture 7
Karnaugh Maps (K-Maps)
Computer Systems 1 Fundamentals of Computing Simplifying Boolean Expressions.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
Karnaugh Maps (K-Maps)
June 12, 2002© Howard Huang1 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.
CHAPTER 2 Boolean algebra and Logic gates
Assembly Lab1 - Review.
CHAPTER 3 Simplification of Boolean Functions
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
ECE 2110: Introduction to Digital Systems
Computer Organisation
CS 105 Digital Logic Design
ECE 3110: Introduction to Digital Systems
Princess Sumaya University
ECE 2110: Introduction to Digital Systems
Karnaugh Maps (K-Maps)
Boolean Algebra Why study Boolean Algebra?
Boolean Algebra.
Lecture 4 Sums of Product Circuits Simplification
BASIC & COMBINATIONAL LOGIC CIRCUIT
Chapter 3 Gate-level Minimization.
MINTERMS and MAXTERMS Week 3
ECB2212-Digital Electronics K-Map
Overview Part 2 – Circuit Optimization
Karnaugh maps Last time we saw applications of Boolean logic to circuit design. The basic Boolean operations are AND, OR and NOT. These operations can.
Analysis of Logic Circuits Example 1
Laws & Rules of Boolean Algebra
Circuit Simplification and
Presentation transcript:

PRASAD A. PAWASKAR SPN. NO DETE 2 SEMESTER lec1-11

Boolean Algebra Boolean Algebra is a mathematical Model for digital logic circuits. Boolean Algebra is a system B={0,1} is the set of values V is the set of variables P={+,, ΄} is the set of operators (basic functions) defined by the truth tables as follows lec1-12

xyx+y xyxyxy xx΄x΄ lec1-13

AND Gate Implements AND function lec1-14

OR gate Implements OR function lec1-15

NOT gate Implements NOT function lec1-16

Basic Laws of Boolean Algebra Identities x + 0 = x x 1 = x Compliments x + x΄ = 1 x x΄ = 0 DeMorgan Law (x y)΄ = x΄ + y΄ (x + y)΄ = x΄ y΄ Idempotent Law x + x = x x x = x Boundness Laws x + 1 = 1 x 0 = 0 Distributive Law Associative Law lec1-17

xyx’y+xy’ lec1-18 More commonly-used functions x XOR y = x’y + xy’

NAND gate lec1-19

NOR gate lec1-110

XNOR gate lec1-111

Simplification of Boolean Functions General Boolean functions of n variables can be represented by Boolean expressions Truth tables showing the function values for all input combinations Boolean functions can be implemented directly from their expressions, but Complicated expressions may results in circuits Using more gates than necessary or Having longer accumulative gate delay than necesarry lec1-112

Minterms of n variables The literals of x is either x or x’ Given n variables, a minterm is a product (result of and operations) of n literals, one from each variable. A mintern is 1 only for one input combination and 0 for the rest input combinations. xy’z (i.e. xy’z) is 1 only when x=1, y=0 and z=1. It is 0 for all other 7 input combinations of the three variables x, y, and z. lec1-113

Implementation of Boolean function with minimum gate delay Obtain the truth table of the function Write the minterms corresponding to the input combinations for which the function value is 1. Form a sum of these minterms using OR operation Construct the circuit according to the form obtained (maximum 3 gate delays) example lec1-114

xyzf We have f = x’y’z’ + x’yz’ + x y’z + x y z lec1-115

But the sum of minterns can be further simplified to reduce the number of product terms and the number of inputs of the gates example f = x’y’z’ + x’yz’ + xy’z + xyz = x’z’(y’+y) + xz(y’+y) = x’z’ + xz But, how do we reach the simplest form systematically? lec1-116

Karnaugh Map Simplication Karnaugh maps three variables and four variables lec1-117

one cell for each minterm can be used to represent a function by filling 1’s to the cells corresponding to its minterms Adjacent minterns can be grouped (combined) to form simpler product terms. f = x’y’z’ + x’y’z + x’yz’ + xyz’ lec1-118

Groupings are allowed to be overlapped because of idempotent laws, x+x=x. Note the “wrap-around” adjacency due to the gray coding used. Two adjacent two-cell grouping can be further grouped for form simpler term. lec1-119

Karnaugh map simplification Find the minterns of the function from the truth table. Draw the Karnaugh map for the function. Start with the largest groupings possible (8, 4, 2) find all possible groups and mark them with corresponding (product) terms (each group should contain at least one cell not covered in previous groupings). All groups obtained are called Prime Implicants. Find all the Essential Prime Implicants, each of which is a prime implicant that contains at least one cell not covered by any other prime implicant. Find other non-essential prime implicants to cover the remaining cells of the function. The simplest form (minimum gate delay and least number of inputs) is obtained by adding (OR) the essential prime implicants and non-essential prime implicants from above. lec1-120