Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.

Slides:



Advertisements
Similar presentations
Digital Logic Design Gate-Level Minimization
Advertisements

ECE 238L Computer Logic Design Spring 2010
K-Map Simplification COE 202 Digital Logic Design Dr. Aiman El-Maleh
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
Gate-level Minimization
Gate-Level Minimization
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
Chapter 3 Simplification of Switching Functions
CSE-221 Digital Logic Design (DLD)
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Introduction Gate-level minimization refers to the design task of finding an optimal gate-level implementation of Boolean functions describing a digital.
ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
Chapter 2: Combinatorial Logic Circuits Illustration Pg. 32 Logic Circuit Diagrams - Circuit Optimization -2,3,4 level maps 48 elements Optimized to 25.
Simplifying Boolean Expressions Using K-Map Method
IKI a-Simplification of Boolean Functions Bobby Nazief Semester-I The materials on these slides are adopted from those in CS231’s Lecture.
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
Logic Design CS221 1 st Term K-Map Cairo University Faculty of Computers and Information.
K-map Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Department of Computer Engineering
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Gate-Level Minimization Chapter 3. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
October 29, 2015 EASTERN MEDITERRANEAN UNIVERSITY1 Digital Logic Design I Gate-Level Minimization Mustafa Kemal Uyguroğlu.
Chapter 3 Gate-Level Minimization
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
Combinational Logic Part 2: Karnaugh maps (quick).
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
EE345 – Micro-Controllers Gate-Level Minimization Prof. Ahmad Abu-El-Haija.
Gate-level Minimization
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
卡諾圖 卡諾圖是化簡布林表示式的方法。 目的是減少數位系統中邏輯閘數目。 Gate-level minimization.
Computer Engineering (Logic Circuits) (Karnaugh Map)
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
Karnaugh Maps (K-Maps)
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
Minimization Karnaugh Maps
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
CS151 Introduction to Digital Design Chapter Map Simplification.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 5: Karnaugh Maps.
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
Based on slides by:Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 7 – Karnaugh Maps.
Function Simplification. Outline  Function Simplification  Algebraic Simplification  Half Adder  Introduction to K-maps  Venn Diagrams.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
CE1110: Digital Logic Design Gate Level Minimization Karnaugh Maps (K-Maps)
Chapter 3 The Karnough Map Minimum Forms of Switching Functions 1.Combine terms by using ( Adjacency) Do this repeatedly to eliminates as.
CHAPTER 3 Simplification of Boolean Functions
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Computer Organisation
Digital Logic Design I Gate-Level Minimization
Chapter 3 Gate-level Minimization.
MINTERMS and MAXTERMS Week 3
COE 202: Digital Logic Design Combinational Logic Part 3
Overview Part 2 – Circuit Optimization
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Computer Architecture
Presentation transcript:

Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University

Outline 2  Introduction  The Map Method  Two-Variable Map  Three Variable Map  Four variable Map  Prime implicant  Product – of – Sum simplification

3.1 Introduction 3  The complexity of digital logic gates depends on the complexity of the corresponding Boolean function.  Gate-level minimization: finding an optimal gate-level implementation of the Boolean functions that describing circuits.  Boolean expression may be simplified by:  Boolean Algebra  lack specific rules for each succeeding step.  Map method ( See next slides)  Synthesis tools  Efficient and quick

3.2 The Map Method 4  Simple and straightforward  Pictorial form of a truth table  Known as the Karnaugh map or k-map.  Made up of squares  An n-variable K-map has 2 n squares/cells.  Each square represents one minterm.  Square’s value corresponds to one value in truth table.  Mark with 1 the squares at which the function minterms produce 1.  Any two adjacent squares in the map differ by only one variable  Gray Code  Uppermost cells are adjacent to the lowermost cells!  The leftmost cells are adjacent to the rightmost cells!

Two-variable Map Representation 5  Four rows in truth table  Four minterms  four squares in the map  Example: consider the boolean function f = x.y  Mark square correspond to m 3 with 1  Row 1  x unprimed, column 1  y unprimed Minterm fyx x’ y’m x’ ym x y’m x ym 3 111

 Eight minterms  eight squares  Minterms are arranged in Gray code not in a binary sequence !  Check adjacency of leftmost and rightmost cells (m 0 -m 2, m 4 -m 6 )  Try to use (+) between any two, four, eight squares ?  For convenience, variable is written under squares in which it is unprimed. Three-variable Map Representation 6

Minimization by K-map 7 Steps: 1. Mark the K-map with 1s in each minterm that represents the function. 2. Group the adjacent marked squares. Groups must contain power of 2 (e.g. 2,4,8) ones. Grouping can be side to side or top to bottom but not diagonally. It is desirable to use the same minterm with other groups (if adjacent). The goal is to find the fewest number of groups  combine the maximum number of adjacent squares. 3. Analyze each group to find the term it represents. 4. Write the minimized Boolean expression by OR-ing the terms of the groups.

Example 1 8  Express the Boolean function from the truth table and then Simplify using Boolean Algebra & k-map Mintermfyx x’ y’m x’ ym x y’m x ym f = ∑(1,2,3) = m 1 +m 2 +m 3 = x’y +xy’+xy By BA f = x’y +xy’+xy = x’y + x(y’+y) = x’y + x. 1 = (x’+x) (y+x) = 1. y+x = x + y Both in the same column (y) But different rows  cancel each other Both in the same row (x) But different columns  cancel each other f = x + y By K-map

Example 2 9  Simplify the function : f(x,y,z) = ∑ (2,3,4,5) f = x’y + xy’ x yz x z y

Example 3 10  Simplify the function : f(x,y,z) = ∑ (0,2,4,5,6) f = z’+xy’ x yz x z y

3.3 Four-Variable Map 11  16 minterms  16 squares arranged in Gray code sequence  Concatenate row number with column to obtain minterm.  Remember: the larger combined squares  the smaller number of literals in term.

Examples 12  F(w, x, y, z) = ∑ (0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)  F = A’B’C’+ B’CD’ + A’BCD’ + AB’C’ F = y’ + w’z’ + xz’ F = B’D’ + B’C’ + A’CD’

Prime Implicants 13  Prime Implicant:  Product term obtained by combining the maximum numbers of adjacent squares.  Single 1 is PI if it is not adjacent to any other 1’s.  Two adjacent 1’s form PI if they aren’t within a group of four.  Four ?  Essential Prime Implicant:  If a minterm in a square is covered by only one prime implicant.  Look at each 1 and check the number of PIs that cover it  If only one PI  it is EPI  Example: F(A, B, C, D) = ∑ ( 0, 2, 3, 5, 7, 8, 9, 10, 11, 13, 15)

3.5 Product – of – Sums Simplification 14  The 1’s represent minterms of the function.  The minterms not included in SoP represent complement of the function.  Mark empty squares by 0’s and group them  obtain the simplified expression of the complement of the function.  Apply DeMorgan’s theorem  The function will be in product of sums.

Example 15  Simplify the following Boolean function into SoP and PoS : F(A,B,C,D)= ∑ (0, 1, 2, 5, 8, 9, 10)  SoP  Mark 1’s  Combine squares marked with 1’s  F= B’D’ + B’C’ + A’C’D  PoS  Mark 0’s  Combine squares marked with 0’s  obtain simplified complement of F  F’ = AB + CD + BD’  Apply DeMorgan’s theorem  F= (A’+B)(C’+D’)(B’+D)

Exercise 16  Simplify the boolean function into Sum-of-Product F(x,y,z) = ∏ ( 0, 2, 5, 7)