Chapter 3 The Karnaugh Map

Slides:



Advertisements
Similar presentations
Overview Part 1 – Gate Circuits and Boolean Equations
Advertisements

K-Map Simplification COE 202 Digital Logic Design Dr. Aiman El-Maleh
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
ECE 301 – Digital Electronics Minterm and Maxterm Expansions and Incompletely Specified Functions (Lecture #6) The slides included herein were taken from.
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
Chapter 3 Simplification of Switching Functions
Circuit Optimization Goal: To obtain the simplest implementation for a given function Optimization is a more formal approach to simplification that is.
Give qualifications of instructors: DAP
Computer Engineering (Logic Circuits) (Karnaugh Map)
Introduction Gate-level minimization refers to the design task of finding an optimal gate-level implementation of Boolean functions describing a digital.
ENEE244-02xx Digital Logic Design Lecture 10. Announcements HW4 assigned, due 10/9.
ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.
ECE 301 – Digital Electronics Karnaugh Maps and Determining a Minimal Cover (Lecture #8) The slides included herein were taken from the materials accompanying.
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
SYEN 3330 Digital Systems Jung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 5.
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
Simplifying Boolean Expressions Using K-Map Method
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
Chapter 2: Boolean Algebra and Logic Functions
1 COMBINATIONAL LOGIC One or more digital signal inputs One or more digital signal outputs Outputs are only functions of current input values (ideal) plus.
ECE 331 – Digital System Design
K-map Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 2 – Combinational.
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Department of Computer Engineering
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Optimization Algorithm
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Combinational Logic Part 2: Karnaugh maps (quick).
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Gate-level Minimization
Computer Engineering (Logic Circuits) (Karnaugh Map)
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
07 KM Page 1 ECEn/CS 224 Karnaugh Maps. 07 KM Page 2 ECEn/CS 224 What are Karnaugh Maps? A simpler way to handle most (but not all) jobs of manipulating.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Unit 1 Minimization Techniques and Logic Gates. Introduction to Digital Systems Analog devices and systems process time-varying signals that can take.
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
Chap 2. Combinational Logic Circuits
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
ECE/CS 352 Digital System Fundamentals1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 – Part 5 Tom Kaminski & Charles R. Kime.
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
1 Gate Level Minimization EE 208 – Logic Design Chapter 3 Sohaib Majzoub.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 4: Cost of Logic Circuits and Karnaugh Maps José Nelson Amaral.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
1 EENG 2710 Chapter 3 Simplification of Switching Functions.
Chapter 3 The Karnough Map Minimum Forms of Switching Functions 1.Combine terms by using ( Adjacency) Do this repeatedly to eliminates as.
Computer Organisation
Chapter 4 Simplification of Boolean Functions Karnaugh Maps
Plotting functions not in canonical form
ECE 331 – Digital System Design
Optimized Implementation of Logic Function
ECE 331 – Digital System Design
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
Optimization Algorithm
Chapter 3 Gate-level Minimization.
COE 202: Digital Logic Design Combinational Logic Part 3
Minimization of Switching Functions
Overview Part 2 – Circuit Optimization
ECE 331 – Digital System Design
Presentation transcript:

Chapter 3 The Karnaugh Map A graphic approach to simplify any function No guarantee of finding a minimum solution; sum of product and product of sum Definitions Boolean function f(x) : Bn  B f(x) : {0,1} n {0,1} letter : a constant or a variable literal : a letter or its complement EX) B = {0,1}, variable : x1, x2 letter : x1, x2, 0, 1 literal : x1, x2, 0, 1, x1’, x2’

Review on product and sum term Product term (product, term) 1 a non-constant literal a conjunction of non-constant literals where no letter appears more than once 1, x1, x1’x2 , x1x2 x1’ (X), x1+x2’ (X) Sum term a disjunction of non-constant literals where no letter appears more than once 0, x1, x1+x2’ , x1’ x2 (X), x1+x2+ x1’ (X)

Minterm and Maxterm Minterm Maxterm Ex) 3개의 변수에 대한 Minterm 과 Maxterm : 모든 변수가 항상 한번씩 사용된 product term(곱항) Ex) 변수 : X, Y, Z X’YZ, XYZ’, XYZ, X’Y’Z’, XY (X), X’Z (X) Maxterm : 모든 변수가 항상 한번씩 사용된 sum term(합항) X+Y+Z, X’+Y+Z’, X’+Y’+Z’, X’+YZ (X), X+Z’ (X) Ex) 3개의 변수에 대한 Minterm 과 Maxterm

Boolean function Sum of product (SOP), disjunctive normal form (DNF),  f = x1x2’ + x2 ’x3 + x1x3’ Product of sum (POS), conjunctive normal form (CNF),  f = (x1+ x2 ’)(x2 + x3 )(x3 + x1) Canonical sum of product : sum of minterms f(A,B,C) = A’B’C + A’BC + AB’C + ABC = m1 + m3 + m5 + m7 =  (1, 3, 5, 7) Canonical product of sum : product of maxterms f(A,B,C) = (A+B+C)(A+B’+C)(A’+B+C)(A’+B’+C) = M0 M2 M4 M6 =  (0, 2, 4, 6)

Karnaugh Map (1953. NOV) F(A,B,C,D) = A’B’C’D’+A’BC+AB’C+BD+CD (SOP) =  (0,3,5,6,7,10,11,13,15) canonical SOP Implicant : 2k 개의 1의 묶음 Prime Implicant : 더 큰 묶음(Implicant)에 포함되지 않는 묶음 Essential Prime Implicant 하나의 prime Implicant를 형성하고 있는 1 들 중에서 적어도 하나는 다른 Implicant에 속하지 않고 자신의 Prime Implicant 묶음에만 속하는 Prime Implicant 간략화된 함수에는 E.P.I 전부와 non-essential P.I 일부 포함

Karnaugh Map Implicant : a product term p that is included in the function f (p  f) Ex) f = xy’ + yz, xy’ (PI), xyz PI (Prime Implicant) : an implicant that is not included in any other implicant of f (canot be combined with another term to eliminate a variable) EPI (Essential Prime Implicant) : a PI which includes a minterm that is not included in any other P.I. 1 1 1 A BC 00 01 11 10 F = BC + AC’ + ( + AB) PI PI PI EPI

Optimization Algorithm Find all prime implicants. Include all essential prime implicants in the solution Select a minimum cost set of non-essential prime implicants to cover all minterms not yet covered: Obtaining an optimum solution: See Reading Supplement - More on Optimization Obtaining a good simplified solution: Use the Selection Rule

Karnaugh Map SUM-OF-PRODUCT PRODUCT-OF-SUM PRODUCT SUM K-MAP NOR-NOR AND-OR NAND-NAND COMBINE WITH 1S COMBINE WITH 0S SUM-OF-PRODUCT F’ THEN COMPLEMENT

2 variable map A A’B’ A B’ A’B A B m0 m2 m1 m03 B

2 variable map example 1 1 1 1 1 1 (a) Truth table (b) AND: xy (c) OR: x + y (d) XOR: x’y + xy’

Three-variable Maps

Adjacencies on three- and four-variable maps 1 1 1 1

Three-variable map x’y’ yz z x xz’ (a) Map organization (b) Example subcubes of size 4 (c) Example subcubes of size 2

Map representation of carry and sum functions (b) Carry function: (a) Truth table (c) Sum function:

Example x yz  + x yz + xy z  + xy z + xyz.

Example Function with Two Minimal Forms

Four-variable Maps A’B’C’D’ A’B C’D’ A B C’D’ A B’C’D’ A’B’C’D A’B C’D

g(w, x, y, z) = Σm(2, 5, 6, 7, 9, 10, 11, 13, 15) g = xz + wz + wyz + wxy g = xz + wz + wyz + xyz g = xz + wz + xyz + wxy

G = ABC + ACD + ABC + ACD

K-map example w’y’z’ wz xyz w’y w’z’ w’y yz wz PIs (b) PI, EPI, and cover lists PIs (c) Two functional expressions (a) Prime implicants in the map

A Five Variable Map A five-variable map consists of 25 = 32 squares

K-map with Don’t Cares Sometimes a function table or map contains entries for which it is known: the input values for the minterm will never occur, or The output value for the minterm is not used In these cases, the output value need not be defined Instead, the output value is defined as a “don't care” By placing “don't cares” ( an “x” entry) in the function table or map, the cost of the logic circuit may be lowered. Example 1: A logic function having the binary codes for the BCD digits as its inputs. Only the codes for 0 through 9 are used. The six codes, 1010 through 1111 never occur, so the output values for these codes are “x” to represent “don’t cares.”

K-map with Don’t Cares Minterm expansion for incompletely specified function Don’t Cares Maxterm expansion for incompletely specified function

F(A,B,C,D) = ∑m(1,7,10,11,13) + ∑d(5,8,15) Minimum Solution F = BD + A’C’D + AB’C F = BD + A’C’D + (AB’D’ or ACD) are not used in the minimum solution

A seven-segment display b c d e f g a W f b X Display Driver g Y e c Z d

Truth table of seven segment display Digit W X Y Z a b c d e f g 1 2 3 4 5 6 7 8 9 -