Carbon Nanotube-Based Nonvolatile Random Access Memory for Molecular Computing Thomas Rueckes, et al. Science 289, 94 (2000)

Slides:



Advertisements
Similar presentations
Floating Gate Devices Kyle Craig.
Advertisements

COEN 180 Flash Memory.
Computer Organization and Architecture
Nanotechnology. Research and technology development at the atomic, molecular or macromolecular levels, in the length scale of approximately nanometer.
+ CS 325: CS Hardware and Software Organization and Architecture Internal Memory.
EE314 Basic EE II Review: Kirchhoff’s Laws and Resistive Circuits.
Carbon nanotube field effect transistors (CNT-FETs) have displayed exceptional electrical properties superior to the traditional MOSFET. Most of these.
Roadmap of Microelectronic Industry. Scaling of MOSFET Reduction of channel length L  L/α Integration density  α 2 Speed  α; Power/device  1/α 2 Power.
TLE IV By:Gian Angelo P. Calinsag. Components of Electronics RESISTOR RESISTOR CAPACITOR CAPACITOR TRANSISTOR TRANSISTOR DIODE DIODE INTEGRATED CIRCUIT.
9/20/6Lecture 14 - Static Memory1 Static Memory. 9/20/6Lecture 14 - Static Memory2 Static Memory.
 Random Access Memory  RAM is a form of computer data storage  RAM is a volatile type memory  RAM can also be used as a much faster Hard Drive.
Arithmetic Operations within Memristor-Based Analog Memory
Carbon Nanotube Memory Yong Tang 04/26/2005 EE 666 Advanced Solid State Device.
Atkins’ Physical Chemistry Eighth Edition Chapter 1 The Properties of Gases Copyright © 2006 by Peter Atkins and Julio de Paula Peter Atkins Julio de Paula.
Carbon-Nanotube-Based (Gecko- Inspired) Adhesives Bryan Schubert March 3, 2008.
Diodes Properties of SWNT Networks Bryan Hicks. Diodes and Transistors An ever increasing number in an ever decreasing area.
Carbon Nanotube Memory Ricky Taing. Outline Motivation for NRAM Comparison of Memory NRAM Technology Carbon Nanotubes Device Operation Evaluation Current.
PY4007 – Quantum wires nanoparticle V1V1 V2V2 0 V C,R 1 C,R 2 C,R 3 A small conductive nanoparticle is connected via 3 tunnelling junctions to voltage.
Structure, Bonding & Properties of Solids
Nanoscale memory cell based on a nanoelectromechanical switched capacitor EECS Min Hee Cho.
C ARBON N ANOTUBE B ASED O RGANIC S OLAR C ELLS Arun Tej M. PhD Student EE Dept. and SCDT.
Real gases 1.4 Molecular interactions 1.5 The van de Waals equation 1.6 The principle of corresponding states Real gases do not obey the perfect gas law.
Sept Non-volatile Memory EEPROM – electrically erasable memory, a general-term –this is a historical term to differentiate from an older type of.
Flash Memory A type of EEPROM (Electrically-Erasable programmable Read-Only Memory) an older type of memory that used UV-light to erase Non-volatile,
Deformation of Nanotubes Yang Xu and Kenny Higa MatSE 385
Ovonic Unified Memory.
Phase change memory technology Rob Wolters September 2008.
Capacitors and Inductors Instructor: Chia-Ming Tsai Electronics Engineering National Chiao Tung University Hsinchu, Taiwan, R.O.C.
Outlines History of Conjugated Polymers
NRAM.
Caltech collaboration for DNA-organized Nanoelectronics The Caltech DNA- nanoelectronics team.
UIC Atomic Force Microscopy (AFM) Stephen Fahey Ph.D. Advisor: Professor Sivananthan October 16, 2009.
Atomic Structural Response to External Strain for AGNRs Wenfu Liao & Guanghui Zhou KITPC Program—Molecular Junctions Supported by NSFC under Grant No.
Lecture 2. Logic Gates Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System Education & Research.
NOTE: To change the image on this slide, select the picture and delete it. Then click the Pictures icon in the placeholder to insert your own image. NON.
Nanomechanical memory Victor Zhirnov Emerging Memory Workshop Emerging Research Devices Meeting April 2, 2008.
Carbon Nanotube Intramolecular Junctions. Nanotubes A graphene sheet with a hexagonal lattice…
1 Review Of “A 125 MHz Burst-Mode Flexible Read While Write 256Mbit 2b/c 1.8V NOR Flash Memory” Adopted From: “ISSCC 2005 / SESSION 2 / NON-VOLATILE MEMORY.
Chapter 8 Memory Interface
A complete, unbroken path through which electric charges can flow.
Contents:  Introduction  what do you mean by memristor.  Need for memristor.  The types of memristor.  Characteristics of memristor.  The working.
Digital Design: Principles and Practices
Scanned Probe Imaging of Switching Centers in Molecular Devices HP Labs Quantum Science Research Chun Ning (Jeanie) Lau Dr. Duncan Stewart Dr. R. Stanley.
AFM. The cantilever holder The cantilever dimensions Tip position.
MEMORY INTERFACE (ROMS, RAMS). Computer Memory Overview.
Washington State University
1 Amit Berman Reliable Architecture for Flash Memory Joint work with Uri C. Weiser, Acknowledgement: thanks to Idit Keidar Department of Electrical Engineering,
SPINTRONICS …… A QUANTUM LEAP PRESENTED BY: DEEPAK 126/05.
Spintronics. Properties of Electron Electron has three properties. Charge Mass Spin.
Van der Waals and Electrostatic Forces Acting on a Carbon Nanotubes Research Center for Applied Sciences, Academia Sinica,Taipei, Taiwan contact: Evgeny.
Introduction to Spintronics
 Random Access Memory  RAM is a form of computer data storage  RAM is a volatile type memory  RAM can also be used as a much faster Hard Drive in.
TM Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
NANO RAM. NANO RAM CONTENTS INTRODUCTION HISTORY CARBON NANOTUBE STORAGE IN NRAM ADVANTAGES LIMITATIONS USES OF NRAM CONCLUSION REFERENCES.
July 29/30DARPA-meeting1 Technological Basis Fundamental Physics Device Applications Ion Channels, Carbon Nanotubes, wet/dry.
IEDM 2009 Baltimore MD December 7-9, 2009 Conference Report Dirk Wouters IEDM 2009 Conference Report - D.Wouters, IMEC - WIND project distribution1.
EE631 – Spring ECE631/EE631Q Lecture 15: Switch Level Inverter Modeling S.D.Sudhoff Purdue University.
Submitted To: Presented By : Dr R S Meena Shailendra Kumar Singh Mr Pankaj Shukla C.R. No : 07/126 Final B. Tech. (ECE) University College Of Engineering,
36th Dayton-Cincinnati Aerospace Sciences Symposium
By ADITYA NAGARAJ MASKERI 1DS07EE006
PRESENTED BY SAI KRISHNA.R (2-1) NRIIT TEJASWI.K(2-1)
Internal Memory.
Integrating Carbon Nanotube with Phase Change Memory
COMPUTER ORGANISATION AND ARCHITECTURE
Ionic and Metallic Bonding
Lecture 5.1 – Intermolecular Forces and the Dissolving Process
Molecular confinement into single-walled carbon nanotubes
Carbon Nanotube Diode Design
Principles of Electricity: Electric Charge and Force
Information Storage and Spintronics 08
Presentation transcript:

Carbon Nanotube-Based Nonvolatile Random Access Memory for Molecular Computing Thomas Rueckes, et al. Science 289, 94 (2000)

Overview Non-volatile memory can retain the stored information even when not powered. Different types of memory: MROM, EPROM, EEPROM, OTP, NAND/NOR Flash, Phase- change, MRAM, etc NAND Flash is by far the largest percent of all NVM in the market today (Toshiba/SanDisk, Samsung, Hynix)

Structure and Principle of Operation Single-Walled Nanotube (SWNT) crossbar array Bi-stable electromechanical switch OFF and ON states corresponding to elastic energy at finite separation and van der Waal energy minima Switching between the states is accomplished by transiently charging SWNT to produce attractive and repulsive forces Si substrate SiO 2 Metal contact (Paladium?) “Organic or Inorganic support structure” van der Waal contact

I-V Characteristics Upper 3,4 Lower 1,2 ON OFF R ON /R OFF ~ 10 5 R ON /R OFF ~ 10

Program/Erase/Read ON/OFF state can be detected by measuring the resistance of the junction -V +V V2 V1 +V Program V=4.5V Erase V=20V Read

Issues (according to the authors) Random distribution of metallic and semiconducting SWNT Crosspoint structure has multiple pathways and would need directional element like diode Growth

Key Challenges to Practical Applications Retention—ability to retain stored states for long periods under adverse conditions Endurance—ability to switch multiple times without degrading performance Scalability—program/erase voltages Array Efficiency—user-bits vs. support circuitry

Questions? Thank You!