SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003

SNS Integrated Control System You Think You Have Problems Your timing system dates from the 16 th century and predicts tides on the Thames The Boss Looks Like This! Then your timing system needs updating.

SNS Integrated Control System Timing Clients l Timing client hardware –V124 –Diagnostics –Machine Protection System l Systems –Ion Source and Front End –Linac RF –Target Instruments –Machine Protection System –Diagnostics –Timing Master

SNS Integrated Control System Hardware Clients V124S l The V124S is based directly on the RHIC Design at BNL. l Receives 17 MHz. EL from timing master. l 8 programmable gate outputs and one clock output with 63 nS clock sync resolution and fine delay. l FPGA Based design.

SNS Integrated Control System V108S Utility Module l V108 Utility module decodes EL and RTDL. –EL events can be processed as EPICS events by processing event records. –RTDL frames are available as longin records in real time at 60 Hz. (Used to set gate widths from the timing master.) l Provides precise time to IOC from timestamp frames in the RTDL l Module also monitors crate voltages, temperature, and fan speed. l Provides 2 bits of I/O. –Example: Beam image camera gets trigger from EL in software via V108 I/O

SNS Integrated Control System Diagnostics Embedded Timing Circuit Features of PCI card (NADS) Temporary debug section Low jitter (~10ps) clock circuit Balanced timing system inputs (PECL) Coax pulse and clock outputs (LVTTL) Buffered general purpose I/O (68 pin connector compatible with commercial breakout chassis) Single gate array - PCI Master/Target with scatter/gather DMA - Timing functions, real-time data buffers - ~100k gates left for application specific functions

SNS Integrated Control System Machine Protection System l Implemented on PMC Card and I/O Chassis. l MPS Decodes EL/RTDL to provide 63 NS resolution of MPS trips and time stamp MPS database records. – Used by correlator to find first trip. –Support added in drvTS so that device support could compute time stamps. l Timing system is essential to MPS health while the MPS monitors timing system health. –60 Hz cycle start event is required heartbeat. –Time stamp and other data on RTDL are monitored for reasonable changes. l MPS and timing system are closely coupled –MPS derives its own clocks from EL –Auto-Reset and Latched carriers drop on fault. –Timing system gets fault events and status from MPS –MPS Adapts enabled inputs to beam flavor.

SNS Integrated Control System MPS Fast Protect Block Diagram

SNS Integrated Control System Source and Front End l Uses V124 8 Channel Gate Modules l The trigger control chassis which is the “head end” of the Machine Protection System. Outputs gates for ion source RF, Choppers, bunchers and RFQ.

SNS Integrated Control System Ion Source Control Trigger Control Chassis Logic (simplified) S R Q Q Cycle Start Beam Enable To Source MPS OK Delayed Source Source S R Q Q Source Enable

SNS Integrated Control System Linac RF l Primary interface is V124 with optical fanouts to HV Converter Modules. l LLRF Uses several gate outputs including pre-pulse and RF on gate. l Gate start times and rep-rates are on Event Link. l Gate widths are on RTDL, Utility module records set V124 gate width on each LLRF and HPRF channel. l Local variable rep rates and gate widths are available at an IOC. This provides independent timing for DTL RF testing at same time as Front End operations.

SNS Integrated Control System Ring and Target l Ring Reference is source of EL clock but actual ring phase will sync to the EL’s cycle start. l Neutron beam line instruments at the target will have own timing system based on a high speed parallel- serial-parallel link. –Will decode EL/RTDL on PCI card. –Will manage chopper synchronization to machine cycle. –Will set instrument data acquisition timing and transmit both accelerator vetos and chopper vetos to instruments. –Will support neutron time of flight measurements.

SNS Integrated Control System Timing Master l Uses 3 V124s to generate hardware timed events and generate some timed interrupts for the sequencer. –Sequencer schedules V124 Gates on or off according to rep- rate pattern, to fire inputs on EL encoder. l EL will be monitored by EL Monitor as soon as driver is available. l Uses Utility module for environment but not time or events.

SNS Integrated Control System Improvements l Combine EL and RTDL on single 100/1000 MHz link based on Ethernet media devices. l The SNS Timing Master has few external events and no hardware RDTL data, so emphasis would be on pre-scheduling link using combination of software and table in FPGA. Still allow as many hardware events as needed within scheduled windows. l More of the gate scheduling could be done at the gates, fewer events & more reliance on cycle start and RTDL. –Gate Generator decodes cycle start + RTDL RF width, and cycle number –Sets own delay and width based on data on timing link. –Rep-rate pattern stored in gate and used to enable output. –“Special” Cycles must still be supported. l Must maintain availability of the ring sync clock and line sync clock scheme.