NanoFIP Progress Report Eva. Gousiou BE/CO-HT & the nanoFIP team RadWG 23Nov11.

Slides:



Advertisements
Similar presentations
Network II.5 simulator ..
Advertisements

FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.
ICAP CONTROLLER FOR HIGH-RELIABLE INTERNAL SCRUBBING Quinn Martin Steven Fingulin.
Chapter 2Test Specification Process. n Device Specification Sheet – Purpose n Design Specification – Determine functionality of design n Test List Generation.
. Load sensors conditioners – radiation tests Mateusz Sosin BE/ABP/SU RADWG,
Julien PALLUEL BE/CO/FERadiation To Electronics ‘1st Combined Workshop & School-Days’ June 2nd/ 3rd Julien Palluel BE/CO/FE.
In this presentation you will:
DC/DC Switching Power Converter with Radiation Hardened Digital Control Based on SRAM FPGAs F. Baronti 1, P.C. Adell 2, W.T. Holman 2, R.D. Schrimpf 2,
3. Hardware Redundancy Reliable System Design 2010 by: Amir M. Rahmani.
Presents The Silver Family An Integrated Approach to Processors, Data Communication and Head End Integration.
, a rad-tol FPGA-based WorldFIP agent E. Gousiou, P.Alvarez, E.van der Bij, G.Penacoba, J. Serrano | CERN TWEPP 2011 nan FIP.
Team Morphing Architecture Reconfigurable Computational Platform for Space.
VMEbus Outline –Introduction –Electrical Characteristics –Mechanics –Functions –Data Transfer –Arbitration –Priority Interrupt Bus –Utilities Goal –Understand.
Vigilant Sensing Technology VST1000 Remote Sensing System Preliminary Design Review Development Team: Patrick Hauser Joel Keesecker Mark Kien.
OUTLINE WHAT ? HOW ? WHY ? BLUEPOST Poster and Message Content Specified by the User Displaying the Poster Content on a Monitor Sending Messages to.
CELeSTA CERN LATCHUP STUDENT SATELLITE TEST BOARD DEVELOPMENT AND CHARM PRELIMINARY RESULTS Raffaello Secondo ESA/ESTEC CERN Visit - DECEMBER 9 th 2014.
Solid State Storage System for the International Space Station
LECC 2006 Ewald Effinger AB-BI-BL The LHC beam loss monitoring system’s data acquisition card Ewald Effinger AB-BI-BL.
Abstract: Based on the principle of the RADMON on line radiation monitoring system for the LHC, a new type of low cost, battery powered radiation monitors.
Team Members Jordan Bennett Kyle Schultz Min Jae Lee Kevin Yeh.
Computerized Train Control System by: Shawn Lord Christian Thompson.
Ross Brennan On the Introduction of Reconfigurable Hardware into Computer Architecture Education Ross Brennan
S1.6 Requirements: KnightSat C&DH RequirementSourceVerification Source Document Test/Analysis Number S1.6-1Provide reliable, real-time access and control.
1 Warsaw University of Technology Faculty of Electronics and Information Technology Institute of Electronic Systems HARDWARE SIMULATOR of the high-resolution.
DESIGN & IMPLEMENTATION OF SMALL SCALE WIRELESS SENSOR NETWORK
DCS TCSG November 10th 1999, H.J.Burckhart1 Status of the general purpose I/O system LMB u DCS Architecture u LMB u Local Monitor Box (LMB) u Concept u.
TE-MPE-EP, VF, 11-Oct-2012 Update on the DQLPU type A design and general progress. TE-MPE Technical Meeting.
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
University of Calcutta CBM 1 ROC Design Issues Dr. Amlan Chakrabarti, Dr. Sanatan Chattopadhyay & Mr. Suman Sau.
FIPDiag PSI Radiation test Presentation Radwg meeting August 2011 Julien Palluel BE/CO/FE 1 1.Devices Under test 2.Description of the test setup 3.Beam.
TE-MPE-EP, RD, 06-Dec QPS Data Transmission after LS1 R. Denz, TE-MPE-EP TIMBER PM WinCC OA Tsunami warning:
23 February 2004 Christos Zamantzas 1 LHC Beam Loss Monitor Design Considerations: Digital Parts at the Tunnel Internal Review.
DMA. Transfer Mode The transfer mode describes the way in which the data moves from the hard disk through the interface (IDE/ATA) and to the memory. For.
Design of a Novel Bridge to Interface High Speed Image Sensors In Embedded Systems Tareq Hasan Khan ID: ECE, U of S Term Project (EE 800)
Model Checking and Model-Based Design Bruce H. Krogh Carnegie Mellon University.
CHAPTER 5 Configuration, Reconfiguration and Security.
Apr, 2014 TE-EPC-CCE Radiation Tests
Modes of transfer in computer
Michael Lisoski Leblanc Meneses Jason Schaer Bryan Staton.
Design, Simulation and synthesis of ADSL ATU-C Transport Class 4 Transmitter By Team 4 Winter Y2K for ELEN 603 at SCU.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
The FGClite Project Status Update and Requirements R2E Extended Project meeting TE-EPC-CC R2E Team.
TE-MPE-EP, RD, 26-Aug Workshop on QPS Software Layer Hardware / Agents R. Denz, TE-MPE-EP.
Part A Final Dor Obstbaum Kami Elbaz Advisor: Moshe Porian August 2012 FPGA S ETTING U SING F LASH.
Fifth CMS Electronics Week EASY: a new SY1527-based Embedded Assembly SYstem May 7th, 2003 CAEN SpA.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
WorldFIP Infrastructure E.Gousou | BE-CO |15 Oct 2014 | R2E | Maintenance | Availability.
I/O Organization Competency – C6. Important facts to remember when I/O devices are to be connected to CPU There is a vast variety of I/O devices. Some.
Numerical signal processing for LVDT reading based on rad tol components Salvatore Danzeca Ph.D. STUDENT (CERN EN/STI/ECE ) Students’ coffee meeting 1/3/2012.
Silicon Programming--Testing1 Completing a successful project (introduction) Design for testability.
بسم الله الرحمن الرحيم MEMORY AND I/O.
NI Big Physics Summit CERN
TWEPP Paris, 09 Radiation Tests on the complete system of the instrumentation electronics for the LHC Cryogenics at the CNGS test facility Evangelia Gousiou.
DCS meeting - CERN June 17, 2002V.Kouchpil SDD DCS status Low Voltage system End-ladder ASIC High Voltage system Cooling system Schedule.
ATLAS DCS Workshop on PLCs and Fieldbusses, November 26th 1999, H.J.Burckhart1 CAN and LMB in ATLAS u Controls in ATLAS u CAN u Local Monitor Box u Concept.
The World Leader in High Performance Signal Processing Solutions SD/SDIO Introduction Cliff Cai.
RADWG Meeting April 2015 Salvatore Danzeca EN/STI/ECE.
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
Xilinx V4 Single Event Effects (SEE) High-Speed Testing Melanie D. Berg/MEI – Principal Investigator Hak Kim, Mark Friendlich/MEI.
CERN Converter Control Electronics Strategy for LHC Machine Electronics : Limitations & Risks
DerivFIP – Radiation test
nanoFIP 5th WorldFIP Insourcing Meeting Progress Report
Irradiation test of Commercial (BASLER) digital cameras
JTAG feature nan FIP Stephen Page TE/EPC-CC
Microcontroller Enhancement Design Project
nan FIP The project April Eva. Gousiou BE/CO-HT
… General Decoder for a Linear Block Code … …
Ideas and design concepts, and challenges
6th WorldFIP Insourcing Meeting
MICROFIP-Do we need further tests? 28th June 2011
Presentation transcript:

nanoFIP Progress Report Eva. Gousiou BE/CO-HT & the nanoFIP team RadWG 23Nov11

Outline o Introduction – Project Organization o Functionalities & Features o nanoFIP & Simulation Test Bench o nanoFIP & Test Board o Next Steps

Outline o Introduction – Project Organization o Functionalities & Features o nanoFIP & Simulation Test Bench o nanoFIP & Test Board o Next Steps

Project Organization & Some History ALSTOM-CERN contract with CERN purchasing ALSTOM’s design information. (2008) Concerns for the long-term availability of ALSTOM’s components; WorldFIP Taskforce set up. (2006) Project divided in different Work Packages: (2009) WP1: microFIP code preliminary interpretation (B. Todd & E. van der Bij) WP2: project management documentation for the in-sourcing (E. van der Bij) WP3: functional specifications for microFIP’s replacement (E. van der Bij) WP4: rewrite & extend microFIP VHDL code WP5: write new code (P. Alvarez & E. Gousiou) WP6: test bench creation (G. Penacoba) WP7: design of a board for functional and radiation tests (HLP, France ) WP8: Radiation tests (CERN RadWG & E. Gousiou) Taskforce conclusions: No technological alternative & in-sourcing of WorldFIP technology. (2007) 4

Outline o Introduction – Project Organization o Functionalities & Features o nanoFIP & Simulation test bench o nanoFIP & HLP test board o Next Steps

WorldFIP services: Data consumption & Broadcast data consumption (up to 124 bytes). Data production (up to 124 bytes). Functionalities & Features 6 nFIP WorldFIP Master user consumption

WorldFIP services: Data consumption & Broadcast data consumption (up to 124 bytes). Data production (up to 124 bytes). Functionalities & Features 7 nFIP WorldFIP Master user production

Simple interface with the user: Data transfer over an integrated memory or Functionalities & Features nanoFIP user WISHBONE MEMORY 8 WorldFIP services: Data consumption & Broadcast data consumption (up to 124 bytes). Data production (up to 124 bytes). nFIP WorldFIP Master user

Simple interface with the user: Data transfer over an integrated memory or Functionalities & Features Data transfer in stand-alone mode (2 bytes data exchange, no need for memory access). nanoFIP user WISHBONE MEMORY 16 bit DATA BUS 9 WorldFIP services: Data consumption & Broadcast data consumption (up to 124 bytes). Data production (up to 124 bytes). nFIP WorldFIP Master user

Simple interface with the user: Data transfer over an integrated memory or Functionalities & Features Data transfer in stand-alone mode (2 bytes data exchange, no need for memory access). Features: Communication in 3 speeds: 31.25kb/s, 1Mb/s, 2.5Mb/s. Independent memories (124 bytes each) for consumed and produced data. nanoFIP status byte available to the User and the Master. nanoFIP user WISHBONE MEMORY 16 bit DATA BUS 10 WorldFIP services: Data consumption & Broadcast data consumption (up to 124 bytes). Data production (up to 124 bytes). nFIP WorldFIP Master user

nanoFIP & Radiation 11 TID > 200 Gy 10 LHC years > Component Selection o Actel ProASIC3 family Flash-based & reconfigurable Proven performance in radiation environments (ALICE, nQPS, NASA). Techniques o Triple Module Redundancy of all the flip-flops & memories of the design. o Simplification. o Various reset possibilities.

microFIP FPGA sensor Signal Conditioner sensor Signal Conditioner nanoFIP vs. microFIP nanoFIP is: nanoFIP is not: o Tailored to users’ needs. o Providing bigger memories. o Providing a rigorous approach towards radiation. o nanoFIPs and microFIPs can co-exist under the same Master. o Backwards compatible for the user. sensor Signal Conditioner World FIP Master 12

nanoFIP FPGA nanoFIP vs. microFIP nanoFIP is: nanoFIP is not: o Tailored to users’ needs. o Providing bigger memories. o Providing a rigorous approach towards radiation. o nanoFIPs and microFIPs can co-exist under the same Master. o Backwards compatible for the user. sensor Signal Conditioner sensor Signal Conditioner sensor Signal Conditioner 13

Outline o Introduction – Project Organization o Functionalities & Features o nanoFIP & Simulation Test Bench o nanoFIP & HLP Test Board o Next Steps

VHDL test bench: o Random generation of data vectors o Automatic checks o Assertion based output Independent development of nanoFIP’s simulation test bench by Gonzalo Penacoba. nanoFIP & Simulation test bench 3 testing concepts: o Functionality according to specs o Behavior under specs error conditions o Unspecified faulty conditions User simulation Master simulation nanoFIP 15

Outline o Introduction – Project Organization o Functionalities & Features o nanoFIP & Simulation test bench o nanoFIP & HLP Test Board o Next Steps

nanoFIP & HLP test board 3 testing concepts: o Specs correct functionality o Limit operational conditions o Tests over time Software developments on the Master side taken over by Julien Palluel. Working Testing Board prototype by HLP. 17

Testing Board Basic Features 18 nanoFIP user WorldFIP Master WorldFIP FIELDBUS Field TR Fiel drive RS 232

nanoFIP Testing Board Basic Features user 19 Field TR Fiel drive RS 232 WorldFIP Master WorldFIP FIELDBUS

nanoFIP Testing Board Basic Features user 20 Field TR Fiel drive RS 232 WorldFIP Master WorldFIP FIELDBUS

nanoFIP Testing Board Extra Features user 21 Field TR Fiel drive RS 232 WorldFIP Master WorldFIP FIELDBUS

nanoFIP Testing Board & Radiation Tests user 22 Field TR Fiel drive RS 232 WorldFIP Master WorldFIP FIELDBUS

nanoFIP Testing Board & Radiation Tests user 23 Field TR Fiel drive RS 232 WorldFIP Master WorldFIP FIELDBUS

nanoFIP Testing Board & Radiation Tests user 24 Field TR Fiel drive RS 232 WorldFIP Master WorldFIP FIELDBUS

Testing Board & Radiation Tests PSI facility, 250MeV 2.1e9 p+/cm 2 / Gy 300 Gy lifetime of an Actel ProASIC3 device 6.3 e11 p+/cm 2 with each device 6.3 e12 p+/cm 2 with 10 decices σ nanoFIP = ~ 1e-13 cm nanoFIPs in the LHC σ system = ~ 5e-10 cm 2 10 SEU / year

user nanoFIP Cons Prod Testing Principles WorldFIP Master WorldFIP FIELDBUS Cons FF..FF t ime 26

user nanoFIP Cons Prod Testing Principles WorldFIP Master WorldFIP FIELDBUS Loop back User copies bytes prod Cons FF..FF t ime 27

user nanoFIP Cons Prod Testing Principles WorldFIP Master WorldFIP FIELDBUS Loop back User copies bytes Cons EE..EE Prod FF..FF User copies bytes prod Cons FF..FF t ime 28

user nanoFIP Cons Prod Testing Principles WorldFIP Master WorldFIP FIELDBUS Loop back User copies bytes Cons EE..EE Prod FF..FF 5ms User copies bytes prod Cons FF..FF t ime User copies bytes Cons EE..EE Prod FF..FF 29

Outline o Introduction – Project Organization o Updates on Functional Specification o nanoFIP & Simulation test bench o nanoFIP & HLP test board o Next Steps

Next Steps Radiation tests. Support to users; User’s Guide & FAQ documentation. Code Review. 31

nanoFIP project report Extras

WorldFIP Frames Communication throughput for 1Mbps: FSS 2 bytes Ctrl 1 byte Id 2 bytes CRC 2 byte FES 1 byte 8 bytes * 8 bits* 1 us FSS 2 bytes Ctrl 1 byte Data 124 bytes CRC 2 byte FES 1 byte 130 bytes * 8 bits * 1us Master -> nanoFIP nanoFIP -> Master 1.1 ms for 124 data-bytes = 0.9 Mb/s Master -> nanoFIP nanoFIP -> Master turnaround time 10 us FSS 2 bytes Ctrl 1 byte Id 2 bytes CRC 2 byte FES 1 byte FSS 2 bytes Ctrl 1 byte Data 2 bytes CRC 2 byte FES 1 byte 10 us 138 us for 2 data-bytes = 0.1 Mb/s 33 turnaround time

Project Status Majority voter circuit: 34

Extra features: nanoFIP & HLP test board o Heaters & Thermometers on nanoFIP & Fieldrive, controlled & monitored through the user interface o Voltmeters & Current-meters for all Voltage Supplies & Current Consumptions

nanoFIP & HLP test board user WorldFIP Master nanoFIP Cons Prod prod Cons FF..FF Loop back Automatized Testing Principles:

Cons EE..EE nanoFIP & HLP test board user WorldFIP Master nanoFIP Cons Prod FF..FF prod Cons FF..FF Loop back Automatized Testing Principles:

Cons EE..EE nanoFIP & HLP test board user WorldFIP Master nanoFIP Cons Prod FF..FF prod Cons FF..FF Loop back Prod 1 cons 2 Prod EE..EE Cons DD..DD Automatized Testing Principles: