CMS ECAL Week, July 20021Eric CANO, CERN/EP-CMD FEDkit FED Slink64 readout kit Dominique Gigi, Eric Cano (CERN EP/CMD)

Slides:



Advertisements
Similar presentations
Principles of I/O Hardware I/O Devices Block devices, Character devices, Others Speed Device Controllers Separation of electronic from mechanical components.
Advertisements

Questionnaire Response
1/1/ / faculty of Electrical Engineering eindhoven university of technology Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir.
Slink TX Slink merger Teststand setup Slink merger firmware and testing Firmware features - DAQ RAMs for saving out input and output data - Possible to.
Athens University Paris Sphicas Vassilis Karageorgos (Diploma) NCSR Demokritos Theo Geralis Christos Markou Isidoros Michailakis (Electronics Engineer)
Normal text - click to edit Status Report TPC Electronics Meeting, CERN Johan Alme & Ketil Røed, UoB.
LEB Colmar CMS DAQ overview Data to Surface (D2S) Requirements Topology Hardware implementation Measurements and simulations Readout kit for FE.
CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
PC To GT Program Load Shachar Rosenberg Alex Normatov Technion - Digital Lab.
HCAL FIT 2002 HCAL Data Concentrator Status Report Gueorgui Antchev, Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
HW API internal meeting 2/10/2001 Eric CANO, CERN/EP-CMD1 What’s proposed? l Integration with Christoph’s generic hardware access library for user-friendly.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
General Purpose FIFO on Virtex-6 FPGA ML605 board midterm presentation
Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf
CALICE – 12/07/07 – Rémi CORNAT (LPC) 1 ASU and standalone test setup for ECAL MAIA BEE project Overview DAQ dedicated Sensor test In situ debug and maintenance.
Technology Date 10/17/00, Page 1 Technology s PROFIBUS Technology Chips - Modules - Development Kits.
DDL hardware, DATE training1 Detector Data Link (DDL) DDL hardware Csaba SOOS.
SLAAC Hardware Status Brian Schott Provo, UT September 1999.
© 2003 Xilinx, Inc. All Rights Reserved CORE Generator System.
1-1 Embedded Network Interface (ENI) API Concepts Shared RAM vs. FIFO modes ENI API’s.
The MPC Parallel Computer Hardware, Low-level Protocols and Performances University P. & M. Curie (PARIS) LIP6 laboratory Olivier Glück.
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
C.Combaret, L.Mirabito Lab & beamtest DAQ with XDAQ tools.
LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.
Design and Performance of a PCI Interface with four 2 Gbit/s Serial Optical Links Stefan Haas, Markus Joos CERN Wieslaw Iwanski Henryk Niewodnicznski Institute.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
S. Brambilla, “Recent DAQ integration test at L.N.L May 2008” 7 th AGATA Week, Uppsala, 8-11 July th AGATA Week Uppsala, 8-11 July 2008 Recent.
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
1 DSP handling of Video sources and Etherenet data flow Supervisor: Moni Orbach Students: Reuven Yogev Raviv Zehurai Technion – Israel Institute of Technology.
CCD Cameras with USB2.0 & Gigabit interfaces for the Pi of The Sky Project Grzegorz Kasprowicz Piotr Sitek PERG In cooperation with Soltan Institute.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Overview of DAQ at CERN experiments E.Radicioni, INFN MICE Daq and Controls Workshop.
The influence of system calls and interrupts on the performances of a PC cluster using a Remote DMA communication primitive Olivier Glück Jean-Luc Lamotte.
LHCb front-end electronics and its interface to the DAQ.
Source Controller software Ianos Schmidt The University of Iowa.
09/01/2016James Leaver SLINK Current Progress. 09/01/2016James Leaver Hardware Setup Slink Receiver Generic PCI Card Slink Transmitter Transition Card.
PCI B ASED R EAD-OUT R ECEIVER C ARD IN THE ALICE DAQ S YSTEM W.Carena 1, P.Csato 2, E.Denes 2, R.Divia 1, K.Schossmaier 1, C. Soos 1, J.Sulyan 2, A.Vascotto.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
Data & Storage Services CERN IT Department CH-1211 Genève 23 Switzerland t DSS New tape server software Status and plans CASTOR face-to-face.
Processor Memory Processor-memory bus I/O Device Bus Adapter I/O Device I/O Device Bus Adapter I/O Device I/O Device Expansion bus I/O Bus.
The Fast Merging Module (FMM) for readout status processing in CMS DAQ Second and final prototype on behalf of the CMS DAQ group LECC.
Guirao - Frascati 2002Read-out of high-speed S-LINK data via a buffered PCI card 1 Read-out of High Speed S-LINK Data Via a Buffered PCI Card A. Guirao.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
.1PXL READOUT STAR PXL READOUT requirement and one solution Xiangming Sun.
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
Straw readout status Status and plans in Prague compared with situation now Choke and error Conclusions and plans.
CPT week May 2003Dominique Gigi CMS DAQ 1.Block diagram 2.Form Factor 3.Mezzanine card (transmitter SLINK64) 4.Test environment 5.Test done 1.Acquisition.
SL-PGA firmware overview M. Sozzi Pisa - January 30/31, 2014.
General Tracker Meeting: Greg Iles4 December Status of the APV Emulator (APVE) First what whyhow –Reminder of what the APVE is, why we need it and.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
PCI 9052 소개 권 동혁. Contents 1.Introduction 2.Major features 3.PCI 9052RDK-LITE.
Status Report of the PC-Based PXD-DAQ Option Takeo Higuchi (KEK) 1Sep.25,2010PXD-DAQ Workshop.
CHEP 2010, October 2010, Taipei, Taiwan 1 18 th International Conference on Computing in High Energy and Nuclear Physics This research project has.
E. Hazen1 New DCC Status and Plans Jim Rohlf, Eric Hazen, Arno Heister, Phil Lawson, Jason St John, Shouxiang Wu Boston University.
ATLAS Pre-Production ROD Status SCT Version
Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir. A.C. Verschueren Eindhoven University of Technology Section of Digital.
Production Firmware - status Components TOTFED - status
Dominique Gigi CMSweek 6 June 2003
The Complete Solution for Cost-Effective PCI & CompactPCI Implementations 1.
HCAL Data Concentrator Production Status
Evolution of S-LINK to PCI interfaces
PCI BASED READ-OUT RECEIVER CARD IN THE ALICE DAQ SYSTEM
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
I/O Systems I/O Hardware Application I/O Interface
Chapter 13: I/O Systems I/O Hardware Application I/O Interface
DATA COLLECTION MODULE II (DCM II) Stratix III
NetFPGA - an open network development platform
Chapter 13: I/O Systems.
FED Design and EMU-to-DAQ Test
Presentation transcript:

CMS ECAL Week, July 20021Eric CANO, CERN/EP-CMD FEDkit FED Slink64 readout kit Dominique Gigi, Eric Cano (CERN EP/CMD)

CMS ECAL Week, July 2002Eric CANO, CERN/EP-CMD2 Topics l Generic III board l FEDkit-G3 boards (sender and receiver) l FEDkit software library l Current status

CMS ECAL Week, July 2002Eric CANO, CERN/EP-CMD3 Generic III design l Generic PCI 64/66 (3.3V) designed in EP/CMD group by D. Gigi l Flexible design for Slink64 to PCI with single FPGA l Optional high speed connectors (not soldered on picture) l PMC/Slink connectors used up to 100 MHz

CMS ECAL Week, July 2002Eric CANO, CERN/EP-CMD4 FEDkit-G3 receiver board features l FEDkit is Slink 64 to PC memory board through LVDS cable l Generic III plus 2 daughter-boards and cable l Board DMAs data from FED Slink to PC memory l Slink backpressure enables board to avoid overflow l Based on RUWG’s specifications l (

CMS ECAL Week, July 2002Eric CANO, CERN/EP-CMD5 FED-G3 sender l No FED available for the moment l So this board “emulates” the FED l Currently only support random generation tested l But sender used as PCI master and slave design done l Test and validation (hopefully) due mid-august PC 2 PC 1 FED sender Other board PC memory FED receiver PC memory Real FED

CMS ECAL Week, July 2002Eric CANO, CERN/EP-CMD6 Driver model l Driver pre allocates data blocks l Blocks stored in software FIFO then pushed in board (interrupt driven) l Starvation (for free buffers) protection by interrupt (software FIFO feeds hardware FIFO on interrupt) l Board pushes word count in another FIFO l Driver builds event fragments l Event size limited only by exhaustion of data blocks (in practice, tested up to 512kB) l Event drop support to allow abortion of partially received event and continuous flow (not tested yet) l Supports user header reservation for zero-copy transmission (XDAQ)

CMS ECAL Week, July 2002Eric CANO, CERN/EP-CMD7 FED-G3 receiver board Slink to LVDS adapter Slink connector Software FIFO (free blocks addresses) This FIFO has arbitrary length Hardware FIFO For free blocks DATA blocks Interrupt driven feed Free block FIFO of blocks in board Internal word counter Word count FIFO Event fragment FED-G3 receiver board Host memory DATA blocks

CMS ECAL Week, July 2002Eric CANO, CERN/EP-CMD8 FEDkit receiver performance l Measurements with “infinite” source l Performance mainly limited by PCI throughput l Pure DMA Throughput 500MB/s Fragment overhead 0.58µ s Additional block overhead 0.18 µs l Test done with 4kB blocks

CMS ECAL Week, July 2002Eric CANO, CERN/EP-CMD9 User interface (API) l The FED-G3 driver called by the user in a way as simple as possible l User sets parameters (block size, block number) then starts driver l Simply get event fragments/free event fragments l Finally release the driver l Additional functions to handle and analyze fragments l Fragment is a collection of blocks l Reserved space for headers at beginning of blocks

CMS ECAL Week, July 2002Eric CANO, CERN/EP-CMD10 Current status and future l Receiver for single and double link (merger) tested l Sender used as generator only l Test software for slave and master sender over PCI in development l Event drop support to be done l Successful transmission of data from Endcap Muon FED by J.Gilmore at Ohio State University l The FEDkit was integrated in XDAQ as a data source l Ready to deliver to FED developers to test their Slink-64 port (non-merge version)

CMS ECAL Week, July 2002Eric CANO, CERN/EP-CMD11 Conclusion l Receiver behavior fine and tested l Sender partially tested l Next objective complete sender tests for mid-august (no guarantee) l Software and hardware documentation, software download – –E. Cano l Hardware web site (schematics, etc…) – l Hardware can be ordered : –contact A. Racz