Spring 2003CSE P5481 Midterm Philosophy What the exam looks like. Definitions, comparisons, advantages & disadvantages what is it? how does it work? why.

Slides:



Advertisements
Similar presentations
Computer Organization and Architecture
Advertisements

CSCI 4717/5717 Computer Architecture
CS136, Advanced Architecture Limits to ILP Simultaneous Multithreading.
Multiprocessors— Large vs. Small Scale Multiprocessors— Large vs. Small Scale.
Lecture 8 Dynamic Branch Prediction, Superscalar and VLIW Advanced Computer Architecture COE 501.
ENGS 116 Lecture 101 ILP: Software Approaches Vincent H. Berk October 12 th Reading for today: , 4.1 Reading for Friday: 4.2 – 4.6 Homework #2:
CPE 731 Advanced Computer Architecture ILP: Part V – Multiple Issue Dr. Gheith Abandah Adapted from the slides of Prof. David Patterson, University of.
POLITECNICO DI MILANO Parallelism in wonderland: are you ready to see how deep the rabbit hole goes? ILP: VLIW Architectures Marco D. Santambrogio:
Anshul Kumar, CSE IITD CS718 : VLIW - Software Driven ILP Introduction 23rd Mar, 2006.
Dynamic Branch PredictionCS510 Computer ArchitecturesLecture Lecture 10 Dynamic Branch Prediction, Superscalar, VLIW, and Software Pipelining.
Pipelining 5. Two Approaches for Multiple Issue Superscalar –Issue a variable number of instructions per clock –Instructions are scheduled either statically.
1 Advanced Computer Architecture Limits to ILP Lecture 3.
Instruction-Level Parallelism (ILP)
Spring 2003CSE P5481 Reorder Buffer Implementation (Pentium Pro) Hardware data structures retirement register file (RRF) (~ IBM 360/91 physical registers)
1 COMP 206: Computer Architecture and Implementation Montek Singh Mon, Dec 5, 2005 Topic: Intro to Multiprocessors and Thread-Level Parallelism.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 19 - Pipelined.
Instruction Level Parallelism (ILP) Colin Stevens.
Multithreading and Dataflow Architectures CPSC 321 Andreas Klappenecker.
©UCB CS 162 Computer Architecture Lecture 1 Instructor: L.N. Bhuyan
Review of CS 203A Laxmi Narayan Bhuyan Lecture2.
How Multi-threading can increase on-chip parallelism
RISC. Rational Behind RISC Few of the complex instructions were used –data movement – 45% –ALU ops – 25% –branching – 30% Cheaper memory VLSI technology.
Simultaneous Multithreading:Maximising On-Chip Parallelism Dean Tullsen, Susan Eggers, Henry Levy Department of Computer Science, University of Washington,Seattle.
Midterm Thursday let the slides be your guide Topics: First Exam - definitely cache,.. Hamming Code External Memory & Buses - Interrupts, DMA & Channels,
Topic ? Course Overview. Guidelines Questions are rated by stars –One Star Question  Easy. Small definition, examples or generic formulas –Two Stars.
1 Multi-core processors 12/1/09. 2 Multiprocessors inside a single chip It is now possible to implement multiple processors (cores) inside a single chip.
Is Out-Of-Order Out Of Date ? IA-64’s parallel architecture will improve processor performance William S. Worley Jr., HP Labs Jerry Huck, IA-64 Architecture.
1 Sixth Lecture: Chapter 3: CISC Processors (Tomasulo Scheduling and IBM System 360/91) Please recall:  Multicycle instructions lead to the requirement.
Spring 2003CSE P5481 VLIW Processors VLIW (“very long instruction word”) processors instructions are scheduled by the compiler a fixed number of operations.
1 Processor Architecture Jurij Silc, Borut Robic, Theo Ungerer.
SIMULTANEOUS MULTITHREADING Ting Liu Liu Ren Hua Zhong.
Pipelining and Parallelism Mark Staveley
Thread Level Parallelism Since ILP has inherent limitations, can we exploit multithreading? –a thread is defined as a separate process with its own instructions.
1 CPRE 585 Term Review Performance evaluation, ISA design, dynamically scheduled pipeline, and memory hierarchy.
Hybrid Multi-Core Architecture for Boosting Single-Threaded Performance Presented by: Peyman Nov 2007.
Final Review Prof. Mike Schulte Advanced Computer Architecture ECE 401.
Lecture 1: Introduction Instruction Level Parallelism & Processor Architectures.
Lecture 1: Introduction CprE 585 Advanced Computer Architecture, Fall 2004 Zhao Zhang.
Advanced Pipelining 7.1 – 7.5. Peer Instruction Lecture Materials for Computer Architecture by Dr. Leo Porter is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike.
Elec/Comp 526 Spring 2015 High Performance Computer Architecture Instructor Peter Varman DH 2022 (Duncan Hall) rice.edux3990 Office Hours Tue/Thu.
Dynamic Scheduling Why go out of style?
COMP 740: Computer Architecture and Implementation
Advanced Architectures
CSL718 : Superscalar Processors
CPE 731 Advanced Computer Architecture ILP: Part V – Multiple Issue
Simultaneous Multithreading
Simultaneous Multithreading
Computer Architecture Principles Dr. Mike Frank
CS203 – Advanced Computer Architecture
Chapter 14 Instruction Level Parallelism and Superscalar Processors
/ Computer Architecture and Design
Lecture 12 Reorder Buffers
CS775: Computer Architecture
Vishwani D. Agrawal James J. Danaher Professor
Superscalar Pipelines Part 2
Levels of Parallelism within a Single Processor
Computer Architecture Lecture 4 17th May, 2006
Coe818 Advanced Computer Architecture
How to improve (decrease) CPI
Mattan Erez The University of Texas at Austin
Instruction Level Parallelism (ILP)
CC423: Advanced Computer Architecture ILP: Part V – Multiple Issue
/ Computer Architecture and Design
Vishwani D. Agrawal James J. Danaher Professor
Overview Prof. Eric Rotenberg
Mattan Erez The University of Texas at Austin
How to improve (decrease) CPI
The University of Adelaide, School of Computer Science
Instruction Level Parallelism
COSC 3330/6308 Materials on the Final
Presentation transcript:

Spring 2003CSE P5481 Midterm Philosophy What the exam looks like. Definitions, comparisons, advantages & disadvantages what is it? how does it work? why have it? pay particular attention to the terminology that was highlighted in the slides Apply the concepts and techniques you have learned to situations you have (hopefully) not seen before. The goal is to test your knowledge of the material and how well you can apply it, not how fast you can tell me what you know. Evan will take the exam beforehand to make sure that they can finish it in less than half the time you will have.

Spring 2003CSE P5482 Topics Architecture vs. implementation Design principles RISC vs. CISC Enforcing backwards compatibility New instructions & the rationale for including them ILP & TLP Pipelining Dependences vs. hazards Techniques to eliminate hazards Precise Interrupts & pipelining Techniques to reduce branch delays Dynamic branch prediction Branch target buffers

Spring 2003CSE P5483 Topics Static & dynamic scheduling Techniques for static scheduling Implementations of dynamic scheduling Tomasulo Physical register pool Reorder buffers Preserving precise interrupts Superscalars vs. VLIW processors Multithreaded processors Fine-grain vs. SMT

Spring 2003CSE P5484 Topics Caches Configuration tradeoffs Hardware & compiler techniques to hide memory latency, reduce memory latency, eliminate memory ops, increase memory bandwidth Multiprocessors The religious war: SM vs. MP Cache coherency on bus-based & distributed MIMDs Synchronization