9/15/09 - L21 Sequential Circuit Analaysis Copyright 2009 - Joanne DeGroat, ECE, OSU1 Sequential Circuit Analysis.

Slides:



Advertisements
Similar presentations
9/15/09 - L23 More Sequential Circuits Copyright Joanne DeGroat, ECE, OSU1 More Sequential Circuits.
Advertisements

L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.
L9 – State Assignment and gate implementation. States Assignment  Rules for State Assignment  Application of rule  Gate Implementation  Ref: text.
STATE DIAGRAM AND STATE TABLES
L7 – Derivation of State Graphs and Tables – Moore Machines.
9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU1 Flip Flops Not a gymnastic movement.
ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 6 – Part 1.
Chapter 3 Digital Logic Structures
9/15/09 - L14 Functional BlocksCopyright Joanne DeGroat, ECE, OSU1 Combinational Functional Blocks & Rudimentary Logic functions.
1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.
Combinational Logic Design
ECE 331 – Digital System Design Introduction to and Analysis of Sequential Logic Circuits (Lecture #20) The slides included herein were taken from the.
ECE 331 – Digital System Design
1 COMP541 State Machines Montek Singh Feb 6, 2007.
ECE 301 – Digital Electronics
ECE 331 – Digital System Design Sequential Circuit Design (Lecture #23) The slides included herein were taken from the materials accompanying Fundamentals.
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.
9/15/09 - L25 Registers & Load Enable Copyright Joanne DeGroat, ECE, OSU1 Registers & Load Enable.
Lecture 10 Topics: Sequential circuits Basic concepts Clocks
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.
Digital Computer Design Fundamental
ECE 331 – Digital Systems Design Sequential Logic Circuits: FSM Design (Lecture #20)
L5 – Sequential Circuit Design
Analyzing our example circuit
(Sequential Logic Circuit)
Circuit, State Diagram, State Table
Chap 4. Sequential Circuits
Digital Logic Design Sequential circuits
9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU1 Two Level Circuit Optimiztion An easier way to generate a minimal.
9/15/09 - L27 CountersCopyright Joanne DeGroat, ECE, OSU1 Final Exam Review Exam Time: MONDAY o dark 30 7:30AM this room.
Chap 4. Sequential Circuits
Lecture 4 – State Machine Design 9/26/20081ECE Lecture 4.
L10 – State Machine Design Topics. States Machine Design  Other topics on state machine design Equivalent sequential machines Incompletely specified.
Chapter 10 State Machine Design. 2 State Machine Definitions State Machine: A synchronous sequential circuit consisting of a sequential logic section.
1/8/ L20 Project Step 8 - Data Path Copyright Joanne DeGroat, ECE, OSU1 State Machine Design with an HDL A methodology that works for documenting.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
L6 – Derivation of State Graphs and Tables. State Graphs and Tables  Problem Statement translation To State Graphs To State Tables  Ref: text : Unit.
1/8/ L23 Project Step 9 - Sequential Machine Copyright Joanne DeGroat, ECE, OSU1 Project Step 9 Beyond the ALU and Datapath. Sequential Machine.
CE1110: Digital Logic Design Sequential Circuits.
Sequential Design Basics. Lecture 2 topics  A review of devices that hold state A review of Latches A review of Flip-Flops 8/22/2012 – ECE 3561 Lect.
9/15/09 - L4 Combinational Logic - Gates Copyright Joanne DeGroat, ECE, OSU1 Combinational Logic Circuits – Gates.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Complete Example.
9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU1 Other FF Types.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
9/15/09 - L26 Shift RegistersCopyright Joanne DeGroat, ECE, OSU1 Shift Registers.
9/15/09 - L13 Technology Mapping & Verificaiton Copyright Joanne DeGroat, ECE, OSU1 Technology Mapping and Verification.
Digital Circuits State Reduction and Assignment State Reduction reductions on the number of flip-flops and the number of gates a reduction in the.
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
Registers; State Machines Analysis Section 7-1 Section 5-4.
9/15/09 - L19 Sequential CircuitsCopyright Joanne DeGroat, ECE, OSU1 Sequential Cirucits.
ENG241 Digital Design Week #7 Sequential Circuits (Part B)
Sequential Circuit Design By : Pn Siti Nor Diana Ismail CHAPTER 6.
SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 6 – Part 4.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
State Machine Design State Machine Design Digital Electronics
Common Elements in Sequential Design. Lecture 3 topics  Registers and Register Transfer  Shift Registers  Counters Basic Counter Partial sequence counters.
State Machine Design with an HDL
L5 – Sequential Circuit Design
Copyright Joanne DeGroat, ECE, OSU
Princess Sumaya University
State Machine Design with an HDL
State Machine Design State Machine Design Digital Electronics
L11 – Midterm Review.
L11 – State Machine Analysis
L25 – Final Review AU 15 Final Exam – Classroom – Journalism 300
Copyright Joanne DeGroat, ECE, OSU
Presentation transcript:

9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Analysis

9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU2 Class 21-Sequential Circuit Analysis  Design of a simple sequential circuit  Analysis of an existing circuit  Material from section 5-4 of text +

State machine synthesis  Creation of state machine  State machines are digital sequential circuits that transition through a series of states according to their design.  For the creation of any such circuit always start with the problem definition or the circuit specification. 9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU3

Problem Statement  Design a 2 bit up counter that has no preset state and continually cycles thought the 4 states.  This can be defined by a table – called a state table. Present StateNext State /15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU4

A diagram representation  This form is termed a state diagram 9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU5

Sequential circuits  Basic form and elements 9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU6

This problem  Storage Elements – 2 Flip-flops  No inputs  Current state is the output  Combination logic generate the next state value. 9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU7

Generating Next State  Use K maps generated from State Table 9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU8

The Circuit  Using D FF 9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU9

Sequential Circuit analysis  The circuit to analyze  How to start?  How about with the next state equations? 9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU10

Next State Equations  For D A have an AND-OR set of gates to generate the input. The upper AND gate has inputs X and A The lower AND gate has inputs X and B So D A = AX + BX  For D B have a single AND gate whose inputs are X and A’ So D B = A’X 9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU11

Also have an output Y  The OR gate has inputs A and B  This feeds into a 2-input AND gate whose other input is X’  Thus Y = (A+B)X’  Now having these equations can construct the state table for the state machine 9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU12

The state table  For generation of the next state you have the Present State as indicated by A and B plus the input X. This next state becomes the current state on the clock. 9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU13

Another form of the state table  Two-dimensional form of the same table 9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU14

 The state diagram for this systems is  Not the notation on the diagram On transition arcs – input/output The state Diagram 9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU15

Class 21 assignment  Covered sections 5-4  Problems for hand in 5-6 and 5-10  Problems for practice 5-7, 5-8, 5-9  Reading for next class: sections 5-5 9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU16