8114A Overview. 8114A Overview 10-Feb-04 Page 2 8114A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.

Slides:



Advertisements
Similar presentations
Selected Design Topics. Integrated Circuits Integrated circuit (informally, a chip) is a semiconductor crystal (most often silicon) containing the electronic.
Advertisements

NS Training Hardware.
CommentaryVideo Hi, my name is Edward Guillergan and I’m one of AMETEK Programmable Power’s Applications Engineers. I’m here to provide an overview of.
JED Microprocessors Pty Ltd Presenting the JED T430 low-cost Projector Controllers Nov 22nd, 2009.
Programmable Interval Timer
1 Kuliah Rangkaian Digital Kuliah 8: Rangkaian Logika Sekuensial Teknik Komputer Universitas Gunadarma.
Chapter 6 –Selected Design Topics Part 2 – Propagation Delay and Timing Logic and Computer Design Fundamentals.
MOTECH FG708S Direct Digital Synthesized Multi-Functions Generator
This lesson covers the following outcomes Unit 54 P1, P7, P8 Unit 6 P10, P11.
Local Trigger Control Unit prototype
Tachometers – An Overview
Pattern Generator Versatile Measuring Equipment Bit to bit customized signals, PRBS, PWM, specifics,... Digital Pulse Delay Generator 16 outputs TTL,
Analogue to Digital Conversion
1 Alan Rux Electrical and Computer Engineering Department University of Massachusetts Lowell Campus Analog Discovery Design Kit Analog Discovery Design.
Tel Fax Introducing a 45 Volt Output Module with Faster Risetimes for the Model 575 Series Digital.
CHAPTER 1 Digital Concepts
Tabor Electronics Ltd. Hands-on Training - ArbConnection By Moti Glazer.
1 Cross ID Tag identification emulator Part A final presentation Performed by: Raanan Steinberg Yido Shalev Project instructor: Yossi Hipsh Technion –
Infineon Technologies Corp. June 99 1 HOT167-1 Version 2.0 F PWMmax = x 50ns = 78 kHz Pulse Width Modulation Unit (PWM) (20 MHz)  4 independent.
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
1 Lab Equipment. 2 TopicSlides DC Power Supply3-4 Digital Multimeter5-8 Function Generator9-12 Scope – basic controls13-20 Scope – cursors21-24 Scope.
VAHCS Voice Activated Home Control System By: Kyle Joseph Troy Resetich Advisors: Dr. Malinowski Dr. Schertz.
Oscilloscope Tutorial
Introductory Digital Concepts
FID Based Pulse Generators for Accelerator Applications Vladimir M. Efanov FID GmbH, 25 Werkstrasse, Burbach, D-57299, Germany 2006.
1 Timing System Timing System Applications. 2 Timing System components Counting mechanisms Input capture mechanisms Output capture mechanisms.
Digital Fundamentals Floyd Chapter 1 Tenth Edition
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
PPS 3.3 C Portable Power Source Page 1 January 2011.
POWER PLANT USED IN TELECOM
PIT: Programmable Interval Timer
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
System Clocks.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
TLA5000B Series Logic Analyzer Fact Sheet Breakthrough solutions for real-time digital systems analysis Featuring:  125 ps-resolution MagniVu™ acquisition.
Digital Electronics and Computer Interfacing
Berkeley Nucleonics Instrumentation Since 1963…. Management Team David Brown, President 15 Years, BA Management Mel Brown, Director of Finance 45 Years,
TYPICAL SCADA SYSTEM FIELD UNIT SCADA H/W & S/W C TX O RX M E M Q N P
Signality System Engineering Co., LTD. Signality System Engineering Co., LTD. 訊利電業股份有限公司 SanCode 100/256 Test System High Speed System Interface TX / RX.
Berkeley Nucleonics Instrumentation Since 1963…. Management Team David Brown, President 15 Years, BA Management Mel Brown, Director of Finance 45 Years,
CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
Lecture 30 Read Only Memory (ROM)
Tabor Electronics Ltd. The Company April 2008 Yaron Pohoriles.
CCP MODULES  The CCP module (Capture/Compare/PWM) is a peripheral which allows the user to time and control different events.  Capture Mode provides.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
FeaturesBenefits MagniVu™ acquisitionAvoid missing events completely in either timing or state acquisition mode with higher sampling resolution (up to.
NS Training Hardware. Print Engine Controller NS9775.
Timing Requirements for Spallation Neutron Sources Timing system clock synchronized to the storage ring’s revolution frequency. –LANSCE: MHz.
Berkeley Nucleonics Instrumentation Since 1963…. Management Team David Brown, President 15 Years, BA Management Mel Brown, Director of Finance 45 Years,
1 13. Pulsed waveforms and Timing Circuit Design 13.1Op. Amp. Pulse GeneratorsOp. Amp. Pulse Generators timer IC Oscillator555 timer IC Oscillator.
FEE card validation M. Raggi, T. Spadaro. The problem Validate FEE production – threshold determination at < 1mV accuracy – comparator time effects: Overdrive.
575 Features Overview. Existing Features ► System Modes ► Independent Channel Modes ► System Gating ► Channel Gating ► External Trigger ► Channel Multiplexing.
8133A Overview. 8133A Overview 10-Feb04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.
Berkeley Nucleonics Instrumentation Since 1963…. Management Team David Brown, President 15 Years, BA Management Mel Brown, Director of Finance 45 Years,
Digital Frequency Meter By : Parcha Amit.K Roll No: 2K13E21 Department of electronics University of pune.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
AFG MHz True Dual Channel Arbitrary Function Generator 1.
A versatile FPGA based photon counter and correlator sudersan dhep meet’16.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź, DMCS ATCA LLRF project review, DESY, 3-4.
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
USING TV REMOTE AS A CORDLESS MOUSE FOR THE COMPUTER
CORDLESS MOUSE FEATURES BY TV REMOTE USING PIC MICROCONTROLLER
UNIT III DC Choppers.
New LED driver Preliminary tests
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
Chapter E –Transistors and H-Bridges
ME3200 ELECTRONIC INSTRUMENTATION AND MEASUREMENT (INDUCTION PROGRAM) [Slide 3] Function/Arbitrary Waveform Generator BY DREAMCATCHER
Multi-Pixel Photon Counter Readout Board
McCrometer Nano Board Test Procedure
Presentation transcript:

8114A Overview

8114A Overview 10-Feb-04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram

8114A Overview 10-Feb-04 Page A Sales Training Agenda 1) Specifications and Applications

8114A Overview 10-Feb-04 Page A Key Specifications 1 Hz to 15 MHz Pulse Frequency up to 50.0 Vp-p (1 Amp) Amplitude into 50 Ohm Fixed Transitions of 5 Vpp (much better then <7 ns for ampl < 5 Vpp) Fixed Transitions of 10 Vpp (much better then <12 ns for ampl < 10 Vpp) Variable Pulse Width Optional Variable Pulse Baseline (± 25 V) Counted Burst Mode (up to pulses per burst) Graphic display, and Single-ended output Programmable by SCPI commands via GPIB

8114A Overview 10-Feb-04 Page A Application Examples Power Semiconductor test Voltage margin test Flash memory test Diode, LED test Laser or IR Diode tests Radar distance test

8114A Overview 10-Feb-04 Page A Training Agenda 2) Operational Overview

8114A Overview 10-Feb-04 Page A Operating Concept I Graphic display gives access to all variable pulse parameters on eight parameter screens, selectable by softkeys and editable by knob or data entry panel Voltage or current source mode Settings can be stored either in 9 internal memory locations or on Memory Cards All parameters are remote programmable via GP-IB by SCPI commands

8114A Overview 10-Feb-04 Page A Operating Concept II The six parameter screens: Trigger and Operating Mode screen: Output Screen:

8114A Overview 10-Feb-04 Page A Operating Concept III The six parameter screens: Limits Screen: Memory Card Screen:

8114A Overview 10-Feb-04 Page A Operating Concept IV The six parameter screens: Configuration Screen: Serial Number and SW Revision Screen : Press the [Help] button then the SERIAL# soft-button

8114A Overview 10-Feb-04 Page A Standard Pulse Period Setting Period range is 66.7 ns to 999 ms represents frequency range from 1 Hz to 15 MHz Minimum resolution is 100 ps Accuracy is ±5 % ± 100 ps Trigger, Gate and External Width (max amplitude of 20 Vpp) modes

8114A Overview 10-Feb-04 Page A Variable Delay Setting Delay range is 0.00 ns to (period - 4 ns), max 999 ms Set in reference to the trigger output Minimum resolution is 100 ps Accuracy is ±5 % ± 1 ns Fixed delay between Trigger output and main output is 42 ns typical

8114A Overview 10-Feb-04 Page A Width/Duty Cycle Setting Width range is 10.0 ns to (period ns), max 150 ms Minimum resolution is 100 ps Accuracy ±5 % ± 500 ps Duty Cycle is subject to Width and Period, range is 0.1% to 100%. At maximum amplitude the duty cycle is limited to 15%.

8114A Overview 10-Feb-04 Page A Double Pulse Setting Double Pulse range is 18.0 ns to (period - width ns), max 999 ms Minimum resolution is 100 ps Accuracy ±5 % ± 250 ps Minimum period is ns (7.5 MHz) to achieve 15 MHz when double pulses are equidistant

8114A Overview 10-Feb-04 Page A Transition Times Setting Fixed Transition Times of 5 Vpp Fixed Transition Times of 10 Vpp

8114A Overview 10-Feb-04 Page A Programmable Output Levels Instrument is over-programmable to achieve the specified amplitude. Amplitude doubles into open circuits with 50 Ohm source impedance.

8114A Overview 10-Feb-04 Page A Option 001, Variable Baseline Only for 50  source impedance Pulses within ±50 V level window Range: -25 V to +25 V Accuracy: ±1 % of setting ±100 mV ±0.5% of amplitude

8114A Overview 10-Feb-04 Page A Training Agenda 3) Block Diagram

8114A Overview 10-Feb-04 Page A Block Diagram VCO Clock Generator Up to 50 Vpp/1 A from 50  into 50  Optional Variable Baseline Trigger/Gate/Extern al Width Mode