Counters. Counter Applications Counters count events such as the number of: Parts passing a certain point on a conveyor system Good parts/bad parts manufactured.

Slides:



Advertisements
Similar presentations
Timer Instructions Overview Instructions: Use the Page Up and Page Down keys to navigate through this presentation. When you are done viewing the presentation,
Advertisements

Programming Examples Rung Examples:
Dc input modules can either be sources or sinks for dc current. This depends on the transistor used in the input card and the polarity of the dc supply.
Copyright © 2005 Rockwell Automation, Inc. All rights reserved. 1 Micro Logix 1100 RSLogix 500 LAB#2 Timing, Counting & Comparing.
02/24/97 1 Rockwell Automation Hands-On Seminar Series.
PLC Timer Instructions
ECT 464 Lecture 5 Modes and Memory. Do the thing you fear and the death of fear is certain. Be strong and courageous. Do not be afraid or terrified because.
Copyright © 2002 Delmar Thomson Learning Chapter 11 Processor Data Organization.
Copyright © 2002 Delmar Thomson Learning Chapter 12 Basic Relay Instructions.
Switchgears Control Using SCADA System Based on PLC
5/20/2015IENG 475: Computer-Controlled Manufacturing Systems 1 IENG Lecture 14 Ladder Logic Programming of PLCs.
FUNCTION OF OUTPUT CONTROLLER AND APPLICATION
The Control Unit: Sequencing the Processor Control Unit: –provides control signals that activate the various microoperations in the datapath the select.
Assembly Language for Intel-Based Computers Chapter 2: IA-32 Processor Architecture Kip Irvine.
Programmable Logic Controllers
Electronic Counters.
Chapter 19 Fundamental PLC Programming
Lecture 6: PLC: Timers and Counters
Logic Functions OR Operation
Timers.
Timer Instructions Overview Instructions: Use the Page Up and Page Down keys to navigate through this presentation. When you are done viewing the presentation,
Advanced Instructions Most PLCs now support more advanced functions such as Floating point math, Boolean operations, Shifting, Sequencing, Program control.
Programmable Logic Controllers
Programmable Logic Controllers
Copyright © 2002 Delmar Thomson Learning Chapter 15 Timer and Counter Instructions.
MOV,MOVM,COP,FLL,BSL,BSR, FRD,TOD
Copyright © 2002 Delmar Thomson Learning Chapter 17 Sequencer Instructions.
MicroLogix Packaged Controllers Programmable Controller Basics Memory & Data.
Counter The CTU CTD instruction counts upward & Down wards over a range Each time the rung goes from false- to-true. We can make an Up-Down counter by.
Memory Layout and SLC500™ System Addresses. Processor Memory Division An SLC 500 processor's memory is divided into two storage areas. Like two drawers.
Memory Layout and SLC500™ System Addresses. Processor Memory Division An SLC 500 processor's memory is divided into two storage areas. Like two drawers.
Processor Data Organization
Chapter 8.
PLC Counter Instructions
Programmable Logic Controllers
Timers and Counters by Dr. Amin Danial Asham. References  Programmable Controllers-Theory and Implementation, 2nd Edition, L.A. Bryan and E.A. Bryan.
PLC PROGRAMMING.
PROGRAMMABLE LOGIC CONTROLLER (PLC) AND AUTOMATION
Programmable Logic Controllers
Sequencers SQO,SQC,SQL.
An Adder A Subtractor. A and B are the inputs of the adder/ subtractor R is the output of the adder/ subtractor F is the control to tell it to add or.
MICROPROCESSOR DETAILS 1 Updated April 2011 ©Paul R. Godin prgodin gmail.com.
Timers. Mechanical Timing Relay Time delay relays are simply control relays with a time delay built in. Their purpose is to control an event based on.
Objective: Students will subtract integers using rules (11-4).
Programmable Logic Controllers Third Edition Frank D. Petruzella McGraw-Hill.
1 Introduction to PLCs: Programming Counters ELMT Basic Programmable Logic Controllers Chapter 0x_W Source: www Based on Ch 8 of Frank D. Petruzella.
BRX Technical Training
Chapter 7.
9 CHAPTER PLC Counter Instructions. 9 CHAPTER PLC Counter Instructions.
Chapter 10 © 2011, The McGraw-Hill Companies, Inc.
PLC Timers MECH 1500 Two classes of timers: Retentive Non-Retentive.
Chapter 12 © 2011, The McGraw-Hill Companies, Inc.
Programming Timers.
Memory Organisation Source: under
MicroEconomix 1500 RSLogix 500 LAB#2
Basics of PLC Programming
Timer Instructions Overview
Lesson 19: PLC Programming Techniques
Programmable Controller Basics Files And Programs
Program Control Instructions.
Timer and Counter Instructions
Iteration: Beyond the Basic PERFORM
Basic Relay Instructions
S RAJARAJAN_ASST PROF, BSARCIS&T
Programmable Logic Controllers (PLCs)
Retentive On Delay Timers
Ladder programming Counter Instruction S7 300
PLC Counters Three types: Count Up Count Down Count Up/Down Used for:
Presentation transcript:

Counters

Counter Applications Counters count events such as the number of: Parts passing a certain point on a conveyor system Good parts/bad parts manufactured during a particular shift The number of times a machine cycles through it’s operation (for example, a machine may require preventative maintenance after 4,000 cycles)

Counter Instructions are used to perform the following: Count up Count up Count down and Count down and Add & subtract from one total count as necessary Add & subtract from one total count as necessary

SLC 500 timers

Up Counter An output instruction that counts up for each false- to-true transition of conditions preceding it in the rung, which produces an output when the accumulated value reaches the preset value. An output instruction that counts up for each false- to-true transition of conditions preceding it in the rung, which produces an output when the accumulated value reaches the preset value. The counter address, preset, and accumulated values can be entered directly into the instruction: The counter address, preset, and accumulated values can be entered directly into the instruction:

Structure of the Counter Element: The counter element is a block of data that adds or subtracts from a total as necessary. The counter element is comprised of words and bits that keep track of the counter data. The counter element is a block of data that adds or subtracts from a total as necessary. The counter element is comprised of words and bits that keep track of the counter data.

Counter addressing example C5:0 means that it references an internal Counter file C5:0 means that it uses the first counter in the table C5:0/DN means that it references the Done bit. C5:0/CU means that it references the Count Up Enable bit. C5:0/CD means that it references the Count Down Enable bit. C5:0/OV means that it references the Count Up Overflow bit. C5:0/UA means that it references the Count Down Underflow bit. C5:0.ACC means that it references the 16 bit Accumulated value. C5:0.PRE means that it references the 16 bit Reset value.

Counter words and bits Preset Value (.PRE): the value that the counter must reach to change the state of the done bit. Preset Value (.PRE): the value that the counter must reach to change the state of the done bit. Accumulated Value (.ACC): the number of false-to- true transitions that have occurred since the counter was last reset. Accumulated values are retained if there are no mode changes or power cycles. Accumulated Value (.ACC): the number of false-to- true transitions that have occurred since the counter was last reset. Accumulated values are retained if there are no mode changes or power cycles. Count-Up Enable Bit (CU): a bit set when a rung containing a count up instruction is true. Count-Up Enable Bit (CU): a bit set when a rung containing a count up instruction is true. Count-Down Enable Bit (CD): a bit set when a rung containing a count down instruction is true. Count-Down Enable Bit (CD): a bit set when a rung containing a count down instruction is true.

Counter words and bits Done Bit (DN): a bit that changes state when the accumulated value is equal to or greater than the preset value. Done Bit (DN): a bit that changes state when the accumulated value is equal to or greater than the preset value. Overflow Bit (OV): a bit set when counter has counted up above the upper limit of +32,767. Overflow Bit (OV): a bit set when counter has counted up above the upper limit of +32,767. Underflow Bit (UN): a bit set when counter has counted down below the lower limit of -32,7678. Underflow Bit (UN): a bit set when counter has counted down below the lower limit of -32,7678. Update Accumulated Value (UA): a bit used with the High Speed Counter (HSC) instruction in fixed controllers only. Update Accumulated Value (UA): a bit used with the High Speed Counter (HSC) instruction in fixed controllers only.

Counter Value Range The count value of a counter must remain in the range of +32,767 to -32,768 as detailed: The count value of a counter must remain in the range of +32,767 to -32,768 as detailed:

Counter Value Range If the count value is greater than +32,767, the counter will continue counting and the counter status overflow bit (OV) is set. If the count value is greater than +32,767, the counter will continue counting and the counter status overflow bit (OV) is set. If the count value exceeds -32,768, the counter will continue counting and the counter status underflow bit (UN) is set. If the count value exceeds -32,768, the counter will continue counting and the counter status underflow bit (UN) is set. Program a Reset (RES) instruction to reset the accumulated value of a counter to zero. Program a Reset (RES) instruction to reset the accumulated value of a counter to zero.

Count Down (CTD): An output instruction that counts down for each false-to-true transition of conditions preceding it in the rung and produces an output when the accumulated value reaches the preset value. An output instruction that counts down for each false-to-true transition of conditions preceding it in the rung and produces an output when the accumulated value reaches the preset value.

Reset (RES) The following is an example of a programmed RES instruction. Note the changes that occur in C5:1 when the rung goes true:

Counter Instruction Addressing: To activate the selected counter, the counter must be programmed in an output position and addressed as a whole at the element level. To activate the selected counter, the counter must be programmed in an output position and addressed as a whole at the element level. To address the counter element, use the following address format: To address the counter element, use the following address format:

Example of up & down counter

ControlLogix Counters Count Up (CTU) Count Down (CTD) Counter (and Timer) Reset (RES)