ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dept. of Electrical and Computer Engineering.

Slides:

Advertisements

Similar presentations

ENGIN112 L7: More Logic Functions September 17, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 7 More Logic Functions: NAND, NOR,

Advertisements

Introduction Digital Electronics Logic Gates De Morgan’s Theorem

EXPLAIN THE LOGIC OPERATION APPLYING BASIC DIGITAL ENGINEERING By Sri Wahyuni, S.Pd.

Chapter 3 Basic Logic Gates 1.

Digital Electronics Dan Simon Cleveland State University ESC 120 Revised December 30, 2010.

CS 151 Digital Systems Design Lecture 7 More Logic Functions: NAND, NOR, XOR.

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 3 Dr. Shi Dept. of Electrical and Computer Engineering.

ENGIN112 L5: Boolean Algebra September 12, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 5 Boolean Algebra.

DIGITAL CIRCUITS Dr. L M Head Sophomore Clinic Fall 2004.

1 Forging new generations of engineers. 2 DESIGN EXAMPLE “Date of Birth Problem”

In this module you will learn: What the various logic gates do. How to represent logic gates on a circuit diagram. The truth tables for the logic gates.

Introduction to Digital Design Lab Project

Engineering H192 - Computer Programming Gateway Engineering Education Coalition Lab 2P. 1Winter Quarter Digital Electronics Lab 2.

UNIT-8 LOGIC GATES.

Experiment 2 Questions 1. There are two methods that can be used to generate a complement function using a 2-input NAND gate. Draw a diagram detailing.

Logical Circuit Design Week 5: Combinational Logic Circuits Mentor Hamiti, MSc Office ,

Lecture 1 Combinational Logic Design & Flip Flop 2007/09/07 Prof. C.M. Kyung.

Welcome to the Real World. What to do ? Input from the mangonel sensors Input expected by the software.

CS 210.  How do we represent data in a computer? ◦ Easy to recognize two conditions:  1. Presence of a voltage – we’ll call this state “1”  2. Absence.

Module 3.  Binary logic consists of :  logic variables  designated by alphabet letters, e.g. A, B, C… x, y, z, etc.  have ONLY 2 possible values:

LOGIC GATES Logic generally has only 2 states, ON or OFF, represented by 1 or 0. Logic gates react to inputs in certain ways. Symbol for AND gate INPUT.

Logic gates & Boolean Algebra. Introduction Certain components (called logic elements) of the computer combine electric pulses using a set of rules. Electric.

NOCTI Review Lesson 4 Objectives:

ECEN 248 Lab 4: Multiplexer Based Arithmetic Logic Unit

Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.

Logic Gates Shashidhara H S Dept. of ISE MSRIT. Basic Logic Design and Boolean Algebra GATES = basic digital building blocks which correspond to and perform.

4. Electrons and electronics 4.5 Digital electronics.

Week 6: Gates and Circuits: PART I READING: Chapter 4.

Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.

Exclusive OR Gate. Logically, the exclusive OR (XOR) operation can be seen as either of the following operations:exclusive OR (XOR) 1. A AND NOT B OR.

Gates and Logic Dr John Cowell phones off (please)

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

COMPUTER ARCHITECTURE TRUTH TABLES AND LOGIC GATES.

Topic 4 – Switching Circuits. Serial vs. Parallel Transmission Circuit elements can be connected in either a serial or parallel manner. Serial implies.

ECEN 248 Lab 2: Logic Minimization and Karnaugh Maps

CMOS Logic Gates. NMOS transistor acts as a switch 2 When gate voltage is 0 V No channel is formed current does not flow easily “open switch” When gate.

COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Yaohang Li.

The inverter performs the Boolean NOT operation. When the input is LOW, the output is HIGH; when the input is HIGH, the output is LOW. The Inverter AX.

Digital logic representation In digital logic system,events are described as either 0 or 1 Two logic states 1= logic High 0 = logic Low.

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

ECEN 248 Lab 3: Study and Implementation of Adders Dept. of Electrical and Computer Engineering.

LOGIC GATES. INTRODUCTION TO LOGIC GATES Boolean functions may be practically implemented by using electronic gates. The following points are important.

DATA REPRESENTATION IN COMPUTER MEMORY.  Describe the coding system:  Sign and magnitude  1’s Complement and 2’s Complement  Binary Coded Decimal.

Dr.Ahmed Bayoumi Dr.Shady Elmashad

Logic Gates Binary Day 3 PEOPLE 2016.

Logic What is logic? Logic is the name given to an electronic component which will monitor a number of inputs and give an output depending on them Input.

Instructor: Alexander Stoytchev

Instructor: Alexander Stoytchev

Exclusive OR Gate.

KS4 Electricity – Electronic systems

KS4 Electricity – Electronic systems

Practice #Digital Logic Mr. Burleson

Schematics 201 Lecture Topic: Electrical Symbols

Lecture Part A Combinational Logic Design & Flip Flop

Waveforms & Timing Diagrams

JC Technology Logic Gates.

KS4 Electricity – Electronic systems

Hasibul Hasan Ankit Baingane Edward Hanson

ELECTRONIC SYSTEMS Note: There is no compulsory question set on Section 25 of the syllabus. Questions set on topics within Section 25 are always set as.

Chapter 4 Gates and Circuits.

Digital Logic Experiment

Department of Electronics

Logic Gates AIM: To know the different types of logic gate

Presentation transcript:

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dept. of Electrical and Computer Engineering

Describing Circuit Functionality: Inverter Basic logic functions have symbols. Basic logic functions have symbols. The same functionality can be represented with truth tables · The same functionality can be represented with truth tables · Truth table completely specifies outputs for all input combinations. Truth table completely specifies outputs for all input combinations. The above circuit is an inverter. The above circuit is an inverter. An input of 0 is inverted to a 1. An input of 0 is inverted to a 1. An input of 1 is inverted to a 0. An input of 1 is inverted to a 0. AY InputOutput A Y Symbol Truth Table

The AND Gate This is an AND gate. This is an AND gate. So, if the two inputs signals So, if the two inputs signals are asserted (high) the output will also be asserted. Otherwise, the output will be deasserted (low). ABY A B Y Truth Table

The OR Gate This is an OR gate. This is an OR gate. So, if either of the two So, if either of the two input signals are asserted, or both of them are, the output will be asserted. ABY A B Y

The NAND Gate This is a NAND gate. It is a combination of an AND gate followed by an inverter. Its truth table shows this. This is a NAND gate. It is a combination of an AND gate followed by an inverter. Its truth table shows this. ABY A B Y

The NOR Gate This is a NOR gate. It is a combination of an OR gate followed by an inverter. It ’ s truth table shows this This is a NOR gate. It is a combination of an OR gate followed by an inverter. It ’ s truth table shows this ABY A B Y

The XOR Gate (Exclusive-OR) This is a XOR gate. This is a XOR gate. XOR gates assert their output XOR gates assert their output when exactly one of the inputs is asserted, hence the name. The switching algebra symbol The switching algebra symbol for this operation is , i.e. 1  1 = 0 and 1  0 = 1. ABY A B Y

ECEN 248 Introduction to Digital Design Lab Dept. of Electrical and Computer Engineering

Lab Details Lab Policies Lab Policies Issue of Components (Room 111A) – Before Lab Class Issue of Components (Room 111A) – Before Lab Class Structure of Lab - Breadboarding and Verilog Structure of Lab - Breadboarding and Verilog Tips & Tricks of Breadboarding Tips & Tricks of Breadboarding Prelab & Postlab Deliverables Prelab & Postlab Deliverables Feedback Form Feedback Form

Some Important Rules Deliverables: Deliverables: Prelabs (typed, short and concise) are due at the beginning of each lab. All your designs should be ready. Get TAs help during office hours, if you need help on your design. Prelabs (typed, short and concise) are due at the beginning of each lab. All your designs should be ready. Get TAs help during office hours, if you need help on your design. Postlabs are due at the beginning of next lab. Postlabs are due at the beginning of next lab. Download, Print and Keep the following: Download, Print and Keep the following: Lab Manual: Lab Manual: Syllabus, Lab Policy Document- Breadboard tip & tricks Syllabus, Lab Policy Document- Breadboard tip & tricks Lab details Lab details Appendix A, B Appendix A, B Misc Misc Labs stay open till 9:00PM. Use free lab times to complete the lab work. Arrange meeting with TA for any help. Labs stay open till 9:00PM. Use free lab times to complete the lab work. Arrange meeting with TA for any help.

Instruments in the Lab 1.BreadBoard

2.Multimeter 2.Oscilloscope

4.Power Supply Please talk to the TA if there is any doubt regarding the use of instruments. A detailed description of each instrument is given in the Tips and Tricks of Breadboarding Section. Please talk to the TA if there is any doubt regarding the use of instruments. A detailed description of each instrument is given in the Tips and Tricks of Breadboarding Section. For IC pin numbers, refer to Appendix A For IC pin numbers, refer to Appendix A

Lab # 1 in Brief Study of Standard Gates Study of Standard Gates Study the standard 2-input gates given in manual Study the standard 2-input gates given in manual Inverter Transfer Characteristics Inverter Transfer Characteristics Plotting the input vs output voltage for an inverter Plotting the input vs output voltage for an inverter Ring Oscillator Ring Oscillator A ring of inverters as a clock signal A ring of inverters as a clock signal Use 5 inverters back to back as shown in Manual Use 5 inverters back to back as shown in Manual

Lab # 2: Logic Minimization and K-Maps Details and Hints 1.Draw three K-Maps, one for each output for the Profit Computer based on the information in the Farm problem 2.Connect BCD to Seven Segment as shown 3.Connect Seven Segment Display

Deadline First week: Postlab of Lab # 1, part1 is due in class next week. Prelab for Lab # 2 is due in class next week. Second week Postlab of Lab # 1, part2 is due in class next week.