TEST BOARD Power supply Multimeter Pulse generator Computer GPIB USB GPIB Ctest Vin ch1ch2 input OUT_FPGA_1 Power.

Slides:

Advertisements

Similar presentations

PGA309 EVM Multi-Cal-Tools-V1.6a User’s Guide

Advertisements

MPPC readout electoronics

Readout Electronics Alexander Karakash & Natalia Kondrat’eva MEPHI for DESY.

SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.

Power supply cable Charge injection 3 channels readout (external cables to the scope) 3 channels readout (internal cables) Set up for reading two cards.

4-channel ASIC Tests Michael Baumer, Jean-Francois Genat, Sam Meehan, Eric Oberla August 26 th 2009.

Existing Industrial Solutions and Virtual Instrumentation Integration into GANMVL Reinhard Bacher, Michael Seebach DESY.

Molly, Gwyn, Sam, and Eric.  Configure DACs to have their digital input set to zero (2.5V) when they receive power  Ramp up to higher voltage at a “user.

Jianchun Wang Syracuse University 10/16/99 CLEO Meeting Outline DAQ problems solved Recent results Status of DAQ Work to be done.

MEDIPIX3 TESTING STATUS R. Ballabriga and X. Llopart.

6mm 【 Development of Readout Electronics for MPPC 】 We report the read out electronics of MPPC( Multi-Pixel Photon Counter ). MPPC is a new photodetector.

Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.

Performance of SPIROC chips in SKIROC mode

©Contrinex JDC PPT_LF_Interfaces Low frequency RS485 interfaces J.-D. Chatelain.

PMF: front end board for the ATLAS Luminometer ALFA TWEPP 2008 – 19 th September 2008 Parallel Session B6 – Programmable logic, boards, crates and systems.

Measuring the Current and Voltage of a 820 Ω Resistor Setting for Multimeter = 200 mA DC Measure Voltage in 2 V increments up to 20 V.

Digital Electronics and Computer Interfacing

Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.

A Readout Electronics for MAPMT Matteo Turisini – E. Cisbani Italian National Institute of Health – INFN Rome 1 JLab/CLAS12 RICH Meeting - 16/Nov/2011.

Characterization of the static and dynamic

LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.

AUP2G57 configured as flip flop Dual Configurable Logic Design Contest.

Verigy V93000 Service Training Appendix B Autotransformer E8005A.

Front End Circuit.. CZT FRONT END ELECTRONICS INTERFACE CZTASIC FRONT END ELECTRONICS TO PROCESSING ELECTRONICS -500 V BIAS+/-2V +/-15V I/O signal.

Large area photodetection for Water Cerenkov detectors PMm 2 proposal: Front End Electronics MAROC ASIC Pierre BARRILLON, Sylvie BLIN, Jean-Eric CAMPAGNE,

Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.

Hold signal Variable Gain Preamp. Variable Slow Shaper S&H Bipolar Fast Shaper 64Trigger outputs Gain correction (6 bits/channel) discriminator threshold.

Lab instruments ELCT 201 Digital Multimeter Voltage Tester

Development of the Readout ASIC for Muon Chambers E. Atkin, I. Bulbalkov, A. Voronin, V. Ivanov, P. Ivanov, E. Malankin, D. Normanov, V. Samsonov, V. Shumikhin,

HB LED Pulser Boards By Michael Miller The University of Iowa.

Development of Multi-Pixel Photon Counters(MPPC) Makoto Taguchi Kyoto University.

AHCAL Physics Prototype. The Electronics Part Mathias Reinecke for the AHCAL developers DESY, March 2nd, 2010.

Specifications Asic description Constraints Interface with PDM board Schedule Summary.

ASIC Activities for the PANDA GSI Peter Wieczorek.

C. Combaret 27 jan 2010 SDHCAL Power pulsing tests status in lyon C. Combaret, for the IPNL team.

MPPC mass check Hidetoshi OTONO. Change point ADC Gate width : 6ns => 35ns Gain mesurement without LED.

AHCAL Electronics. integration status and open issues Mathias Reinecke CALICE main meeting Univ. HASSAN II, Casablanca, Morocco Sept. 23rd, 2010.

HARDROC2: First measurements. HR2 status, Hambourg 12 dec 08, NSM 2 HARDROC2 4.3mm 4.5 mm Ceramic: 4.3 mm Plastic (Thin QFP): 1.4 mm 28 mm Hardroc2 submission:

1 Status report 2011/8/12 Atsushi Nukariya. 2 Progress ・ FPGA -> Revision is completed. -> Obtained data from front-end chip. ・ Software.

HaRDROC performance IN2P3/LAL+IPNL+LLR R. GAGLIONE, I. LAKTINEH, H. MATHEZ IN2P3/IPNL LYON M. BOUCHEL, J. FLEURY, C. de LA TAILLE, G. MARTIN-CHASSARD,

CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,

CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.

A LECTURE ON Arduino Interface With LabVIEW (Used Boards: Arduino UNO & Arduino MEGA 2560) By Satish Kumar Rai Assistant Professor Department of ECE BKBIET,

June 13rd, 2008 HARDROC2. June 13rd, 2008 European DHCAL meeting, NSM 2 HaRDROC1 architecture Variable gain (6bits) current preamps (50ohm input) One.

CSNSM SPACIROC S. Ahmad, P. Barrillon, S. Blin, S. Dagoret, F. Dulucq, C. de La Taille IN2P3-OMEGA LAL Orsay, France Y. Kawasaki - RIKEN,Japan I. Hirokazu.

Logging and Alarms Apparatus monitored through GPIB – LakeShore temperatures – Agilent power supplies – AMI liquid level monitor Apparatus monitored through.

Specifications Asic description Constraints Interface with PDM board Planning Summary.

Basic Electricity END Alternators. 2 WHAT DOES AN ALTERNATOR DO? -IT GENERATES ELECTRICAL CURRENT -IT CONVERTS ALTERNATING CURRENT TO DIRECT CURRENT -IT.

Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:

EC electronic status. Outline Reminders History EC-front unit status EC_ASIC status What next ? 2.

Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.

STATUS OF SPIROC measurement

Setup for automated measurements (parametrization) of ASD2 chip

UMAC 구성예 (1) ▪ CPU (w/ WD Board) - Ethernet (TCP/IP)

Baby-Mind SiPM Front End Electronics

on behalf of the AGH and UJ PANDA groups

ECAL Front-end development

CTA-LST meeting February 2015

SPACIROC S. Ahmad, P. Barrillon, S. Blin, S. Dagoret, F. Dulucq, C. de La Taille IN2P3-OMEGA LAL Orsay, France Y. Kawasaki - RIKEN,Japan I. Hirokazu –

ECE-L304 Lecture 3.

Multi-Anode ReadOut Chip for MaPMTs: MAROC3 MEASUREMENTS

Status of n-XYTER read-out chain at GSI

Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007

Universal Interface, 12-fold, FM US/U 12.2

STATUS OF SKIROC and ECAL FE PCB

Jean-Francois Genat, Sam Meehan, Eric Oberla August 26th 2009

HaRDROC status: (Hadronic RPC Detector Read Out Chip for DHCAL)

PHASE IDENTIFICATION UNIT (PIU)

The Ohio State University USCMS EMU Meeting, FNAL, Oct. 29, 2004

10/07/ /07/2019.

Presentation transcript:

TEST BOARD Power supply Multimeter Pulse generator Computer GPIB USB GPIB Ctest Vin ch1ch2 input OUT_FPGA_1 Power

Power supply: Agilent E3631A (GPIB address: 5) Multimeter: Keithley 2000 with scanner at the rear (GPIB address: 16) Pulse generator: Tektronik AFG3102 (GPIB address: 11) Computer with labview 2010, GPIB board and USB connection Test board Packaged ASICs

Front pannel (Spaciroc_series_test_v7.vi)

Automatic tests Asic consumption: Avdd, Dvdd (with the power supply and GPIB connection) DC measurements (with the multimeter and its scanner) : – Bandgap voltage: 2.5V – Pedestals : PA (2.5V), FSU (1V), VFS (1V),KI (1.5V) per channels – DAC linearity: DAC PA, DAC FS, DAC KI Slow control readout: check srout output (just reading our the slow control) Photon counting tests: Qinj=1/3pe (with the pulse generator) – Scurve versus threshold: trig_pa, trig_fsu Gain test: scurve versus threshold at different gains (with the pulse generator) KI tests: (with the pulse generator) – Qinj=2pC/channels, data_ki versus threshold – Threshold defined, data_ki versus input charge for 3 different slow control configurations All these tests are done automatically. It takes around 6 mn per ASIC.

If the test board is correctly powered and connected this should turn green and usbid = 1 Enter the ASIC number and start test when the configuration is done (LED turned to green) GPIB adresses of the pulse generator and the multimeter The one for the power supply agilent is: GPIB0::5::INSTR Select the tests you want to perform. By default they will be all selected after configuration. Select the different pages to check the results