Trigger Interface and Distribution J. William Gu Jefferson Lab 1. What is TID 2. TID Structure and functions 3. Possible usage in the system 4. TID related.

Slides:

Advertisements

Similar presentations

New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.

Advertisements

A 250 MHz Level 1 Trigger and Distribution System for the GlueX Experiment David Abbott, C. Cuevas, E. Jastrzembski, F. Barbosa, B. Raydo, H. Dong, J.

GlueX Collaboration Meeting June 3-5, GeV Trigger Electronics R. Chris Cuevas 1.Hardware Status  Production Updates 2.DAq and Trigger Testing 

TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)

Level-1 Trigger Commissioning H.Dong, A.Somov Jefferson Lab Trigger Workshop, Jul 8, 2010.

GlueX Collaboration Meeting October 2-4, 2014 Trigger System Update R. Chris Cuevas Trigger Hardware/Firmware Status  Hardware Status  Performance Test.

ESODAC Study for a new ESO Detector Array Controller.

GlueX Collaboration Meeting May 12-14, GeV Trigger Electronics R. Chris Cuevas Trigger Hardware/Firmware Status  Global Trigger  Installation.

Shelf Management & IPMI SRS related activities

1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.

1.Status update from May 2011  FADC250 and Trigger modules  Two crate testing success 2.Schedule  How about those requirements?  What’s happened since.

 Brief status update of DAQ/Trigger production hardware  Firmware development for HPS application  CLAS12 CTP ‘upgrade’ notes  Summary Status of the.

TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

Prototype of the Global Trigger Processor GlueX Collaboration 22 May 2012 Scott Kaneta Fast Electronics Group.

F.F. - 18/07/ User Guide of the Input Trigger Multiplexer unit with input signal rate counters.

GlueX Collaboration Meeting February , GeV Trigger Electronics R. Chris Cuevas Hardware Status ( A top down view,, )  Global Trigger Processing.

Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.

ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Firmware - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin Postranecky TIM Firmware.

GlueX Collaboration Meeting February , GeV Trigger Electronics R. Chris Cuevas 1.Hardware Design Status Updates  Production News  Status.

SBS meeting VETROC application for Cerenkov triggering Alexandre Camsonne March 18 th 2015.

SBS meeting VETROC application for Cerenkov triggering Alexandre Camsonne March 18 th 2015.

GlueX Collaboration Meeting 12GeV Trigger Electronics October 4 - 6, 2012 R. Chris Cuevas 1.Hardware Design Status Updates  Production News  Acceptance.

Hall D Online Meeting 28 March 2008 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Experimental Nuclear Physics Division System Engineering.

Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.

Summary talk of Session 6 - Electronics and Interfacing to AD DAQ - Mechanics for the Demonstrator for the AD ancillary detector integration team: for.

Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.

CSC Endcap Muon Sorter Mezzanine Board Rice University July 4, 2014.

Upgrade of the CSC Endcap Muon Port Card Mikhail Matveev Rice University 1 November 2011.

24/03/2010 TDAQ WG - CERN 1 LKr L0 trigger status report V. Bonaiuto, G. Carboni, L. Cesaroni, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti,

FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)

GlueX Collaboration Meeting 12GeV Trigger Electronics 10 May 2010 R. Chris Cuevas 1.FY10 Project Goals  Update from January 2010 Collaboration Meeting.

12GeV Trigger Workshop Christopher Newport University 8 July 2009 R. Chris Cuevas Welcome! Workshop goals: 1.Review  Trigger requirements  Present hardware.

Samuel Silverstein Stockholm University CMM++ firmware development Backplane formats (update) CMM++ firmware.

US CMS DOE/NSF Review, May Cal. Trig. 4 Gbaud Copper Link Cards & Serial Link Test Card - U. Wisconsin Compact Mezzanine Cards for each Receiver.

OPERA TT MEETING BRUSSELS, April 11, 2003 Status of the OPERA DAQ Status of the OPERA DAQ D.Autiero, J.Marteau T.Descombes  informatics S.Gardien, C.Girerd,

KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.

CSC Muon Sorter M. Matveev Rice University January 7, 2003.

M.Matveev Rice University March 20, 2002 EMU Muon Port Card Project.

GTP Update 3 March Cuevas. CPUPP17PP15PP13PP11PP09PP07PP05PP03PP01SWASWBPP02PP04PP06PP08PP10PP12PP14PP16PP18 64x***SSP GTPA GTPB SSP TI DP1LVPECL.

ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.

Level-1 Trigger Commissioning Status A.Somov Jefferson Lab Collaboration Meeting, May 10, 2010.

09/09/2010 TDAQ WG - Louvain 1 LKr L0 trigger status report V. Bonaiuto, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti, F. Sargeni, F. Scarfi’

Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.

DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.

E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.

Modifications to Support Multiple Crates with the TI Ed Jastrzembski – 9/16/09.

A 250 MHz Level 1 Trigger and Distribution System for the GlueX Experiment David Abbott, C. Cuevas, E. Jastrzembski, F. Barbosa, B. Raydo, H. Dong, J.

CMX: Update on status and planning Yuri Ermoline, Wojciech Dan Edmunds, Philippe Laurens, Chip Michigan State University 7-Mar-2012.

E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.

E. Hazen -- xTCA IG1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.

E. Hazen1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.

E. Hazen - CMS Electronics Week

DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University

AMC13 Project Status E. Hazen - Boston University

DAQ and TTC Integration For MicroTCA in CMS

IAPP - FTK workshop – Pisa march, 2013

vXS fPGA-based Time to Digital Converter (vfTDC)

Production TI board picture

A New Clock Distribution/Topology Processor Module for KOTO (CDT)

MicroTCA Common Platform For CMS Working Group

ECAL OD Electronic Workshop 7-8/04/2005

JLAB Front-end and Trigger Electronics

8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board

New Pipeline DAQ and 12GeV Trigger Systems

Jason Gilmore Vadim Khotilovich Alexei Safonov Indara Suarez

Fixed Latency Serial Links with FPGA-embedded SerDes for SuperB

HCAL DAQ Interface Eric Hazen Jim Rohlf Shouxiang Wu Boston University

CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.

TTC setup at MSU 6U VME-64 TTC Crate: TTC clock signal is

Presentation transcript:

Trigger Interface and Distribution J. William Gu Jefferson Lab 1. What is TID 2. TID Structure and functions 3. Possible usage in the system 4. TID related boards (Mezz and FANIO) 5. Status

11/13/2015 J. W. GU, Data Acquisition Group 2 1. What is TID Trigger Interface (TI) + trigger Distribution (TD) = TID TID has some Trigger Supervisor functions TSTS SDSD TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID VMEVME CTPCTP TIDTID ADC/TDCADC/TDC VMEVME ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC SDSD CTPCTP TIDTID ADC/TDCADC/TDC VMEVME ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC SDSD Upto 127 front end crates 11/13/20152

J. W. GU, Data Acquisition Group 3 2. TID Structure and functions Optical IO HFBR-7924 #1,#2,#3,#4, #5,#6,#7,#8 TrgSv Rev. 2 interface External I/O (trg, clk…) VME  PROM (FPGA firmware) Emergency/remote re-programming VXS P0 TD mode: from SD TI/TS mode: to SD VME 64x One dedicated link for redundant data collection Trg/Clk/Syc outputs On row_C Xilinx Virtex-5 LX30T-FG665 11/13/20153

J. W. GU, Data Acquisition Group 4 2. TID Structure and functions P0_SD_CLK_IN MC100LVEP111 TID_SELECT CLK250_1 HFBR_1 CLK2AD SyncCLK HFBR_8 HFBR_7 HFBR_6 HFBR_5 HFBR_4 HFBR_3 HFBR_2 AD9510 ON_NB4N840 & SY55857 CLK250_2 CLK125 ASEL[1:0] BSEL[1:0] P0_CLKA P0_CLKB P0_CLKC P0_CLKD MC100EP57 CLK2_in CLK2AD External_In CLK_OSC SUBSYS_CLK TS_CLK CLKFPGAR CLK250_3 CLK_FREQ1 CLK3125 CLK_FREQ2 CLKSEL[1:0] SY58607 CLKFPGA CLK250_P2 CLKTDC_P2 CLKTDC CLKADC_P2 CLKADC 2.1 Clock Distribution CLK1_in 11/13/20154

J. W. GU, Data Acquisition Group 5 2. TID Structure and functions FPGA Front Panel Mezz. (Rev2) MC100LVEP14 SY58607ADN2805P0 MC100LVEP14 SD_TRG_IN FPGA_TRIG_1 GTP#1_TX GTP#5_TX GTP#3_TX TS2_TRG_IN Ex_TRG_IN GTP#1_RX GTP#5_RX HFBR#5 HFBR#6 HFBR#7 HFBR#8 HFBR#2 HFBR#3 HFBR#4 TRG1B F1_TRG FADC_TRG TRG1A P2_TRG1 HFBR#1 Sel1 Sel3 Sel2 2.2 TD mode, trigger fanout 11/13/20155

J. W. GU, Data Acquisition Group 6 2. TID Structure and functions HFBR-7934 #1 RX TX FPGA XC5VLX30T MC100EP14 HFBR-7934 #4 RX TX HFBR-7934 #5 RX TX HFBR-7934 #8 RX TX MC100EP14 MC100EP11 TS_SD_P0_FAN_IN GTP#8 GTP#1 GTP#4 GTP#5 GTP#2 GTP#3 GTP#6 GTP#7 TRIG1 TRIG2 WARNING/BUSY GTP connection details : All the eight fibers are connected to the FPGA, they are status input and trigger output in TD mode; and trigger input and status output in TI mode. (different FPGA firmware) 11/13/20156

J. W. GU, Data Acquisition Group 7 2. TID Structure and functions I_delay Encoding Manchester decoding Sync decoding Manchester encoding O_delay Mux TD_CLKSYNC FPGA Ext_Sync P0_CLKSYNC MC100LVEP111 MC100EP14 SEL P0_SyncA HFBR7924#1 P0_SyncB P2_Sync FP_Sync1 FP_Sync2 HFBR7924#8 HFBR7924#2 2.3 Sync signal distribution The encoding/decoding is implemented in the FPGA, synchronized to the 250MHz clock 11/13/20157

J. W. GU, Data Acquisition Group 8 2. TID Structure and functions Trigger synchronization on trigger interface using SYNC signal A FIFO (built in the FPGA) is used to compensate for the DES. latency T-WORD 12 WORD 0 T-WORD 14T-WORD 13 Ser Fiber 1T HFBR Fiber nT HFBR FIFO 1 Des. Fiber nR HFBR Fiber 1R HFBR Des. FIFO n WORD 1 WORD 0WORD 1 WORD 4WORD 5WORD 2WORD 3 WORD 4WORD 2WORD 3 WORD 7WORD 8 WORD 5 WORD 6 WORD 7WORD 8 WORD 6 WORD 10WORD 11 WORD 9 11/13/20158

J. W. GU, Data Acquisition Group 9 2. TID Structure and functions The front panel will look like the drawing at the right. There are eight optical transceivers in TD mode, and one (or two) optical transceivers plus copper cable connectors in TI mode. 2.4 Front panel: (always available TM ) VME remote loading firmware; Serial links to switch slot#A, switch slot#B; Potential fast data link to SD; 2.5 Other features: 11/13/20159

J. W. GU, Data Acquisition Group Possible usage in the system 3.1 Standard experiment setup: This is the same content drawing as in page 2 TSSD TID1TID1 T I D 16 TID2TID2 TI D1 TI D2 TI D8 SD ADC/TDC BUSY Trg/Clk/Sync BUSY Up to 16 Up to 8 Global Trigger Distribution Crate Front End Readout Crate TID Boards One Distribution Crate; Up to 127 Front End Crate, Plus the global trigger crate. 11/13/201510

11/13/2015 J. W. GU, Data Acquisition Group Possible usage in the system SDSD TID/TSTID/TS ADC/TDCADC/TDC VMEVME ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC SDSD TIDTID ADC/TDCADC/TDC VMEVME ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC SDSD TIDTID ADC/TDCADC/TDC VMEVME ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC Front End Crates Up to 8 crates 3.2 Commissioning/testing setup (or a small DAQ system) Up to 9 (front end) crates in total TID as TI (this crate) and TD (up to 8 other crates) with TS function Front End Crate 11/13/201511

11/13/2015 J. W. GU, Data Acquisition Group Possible usage in the system TSTS SDSD TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID TIDTID VMEVME SDSD TIDTID ADC/TDCADC/TDC VMEVME ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC SDSD TIDTID ADC/TDCADC/TDC VMEVME ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC TID/TSTID/TS ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC SDSD TIDTID ADC/TDCADC/TDC VMEVME ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC SDSD TIDTID ADC/TDCADC/TDC VMEVME ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC TID/TSTID/TS ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC ADC/TDCADC/TDC Global Distribution Crate Front End Crates Up to 8 crates Up to 16 T I Ds One global distribution crate, Up to 127 front end crates One TID/TS per subsystem with Up to 8 crates (It is not required for the subsystem to have its global inputs from the same T I D) 3.3 Luxury option: parallel subsystem and global control; doubling the number of optical transceivers (expensive) 11/13/201512

11/13/2015 J. W. GU, Data Acquisition Group TID related boards (Mezz and FANIO) 4.1 Mezzanine board for TS_Rev2 interface Same connector and jumpers, same component (different package type) as TI_rev2 board; With the Mezzanine board, this TID will behave like a TI_Rev2 board, to work with TS_rev2. Board size: 2¼” x 3¼” How many mezz. Boards do we need? _____ 11/13/201513

11/13/2015 J. W. GU, Data Acquisition Group TID related boards (Mezz and FANIO) 4.2 Fan out board (VME sized board) for CAEN 1290 TDC #1 #5 #2 #6 #3 #7 #4 #8 #9 #13 #10 #14 #11 #15 #12 #16 It fans out the TRIGGER, CLOCK (41.7MHz), RESET signals; It merges the BUSY signals (OR); It communicates with VME P2 connectors (with TI D ); It supports up to 16 CAEN TDCs; One 64-pin cable (on FANIO board)  four 16-pin cables (on CAEN 1290) How many fanout boards do we need? ________ 11/13/201514

11/13/2015 J. W. GU, Data Acquisition Group 15 4 pieces are manufactured, two PCBs are being assembled; Board test starts next week 5. Status 11/13/201515