The L0 Calorimeter Trigger U. Marconi On behalf of the Bologna Group CSN1, Catania 16/9/02.

Slides:



Advertisements
Similar presentations
1 Calorimeter Trigger to L1-Board data transmission Umberto Marconi INFN Bologna.
Advertisements

Selection Board PRR G. Avoni, I. Lax, U. Marconi INFN Bologna PRR, 13/6/06.
CPT Week, Nov 2003, B. Paul Padley, Rice University1 CSC Trigger Status, MPC and Sorter B. Paul Padley Rice University November 2003.
Interconnection boards Test data memories VME interface Trigger TX Trigger RX FPGA: memory and I/O control DAQ pipelines and buffers DAQ interface.
Integrated Tests of a High Speed VXS Switch Card and 250 MSPS Flash ADC Hai Dong, Chris Cuevas, Doug Curry, Ed Jastrzembski, Fernando Barbosa, Jeff Wilson,
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
Laboratoire de l’Accélérateur Linéaire, Orsay, France and CERN Olivier Callot on behalf of the LHCb collaboration Implementation and Performance of the.
The Optical Transmitters for the LHCb L0 Calorimeter Trigger G.Avoni, G. Balbi, A. Carbone, I. D’Antone, D. Galli, I. Lax, U. Marconi and V. Vagnoni, INFN,
The Track-Finding Processor for the Level-1 Trigger of the CMS Endcap Muon System D.Acosta, A.Madorsky, B.Scurlock, S.M.Wang University of Florida A.Atamanchuk,
Bologna, 10/04/2003 Workshop on LHC Physics with High P t Muon in CMS R.Travaglini – INFN Bologna Status of Trigger Server electronics Trigger boards TB.
1 L0 Calorimeter Trigger LHCb Bologna CSN1 Assisi, 22/9/04 U. Marconi INFN Sezione di Bologna.
Laboratoire d’Annecy-le-vieux de Physique des Particules, France Cyril Drancourt Tuesday 16 September 2003 Optical link in Calorimeter DAQ: Link FEE(CROC)
Status of the CSC Track-Finder Darin Acosta University of Florida.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.
Laboratoire d’Annecy-le-vieux de Physique des Particules, France Cyril Drancourt Tuesday 3 June 2003 Common L1 Workshop Use in Calorimeter Old design with.
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
24/03/2010 TDAQ WG - CERN 1 LKr L0 trigger status report V. Bonaiuto, G. Carboni, L. Cesaroni, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti,
PSI - 11 Feb The Trigger System of the MEG Experiment Marco Grassi INFN - Pisa On behalf of D. Nicolò F. Morsani S. Galeotti.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
12GeV Trigger Workshop Christopher Newport University 8 July 2009 R. Chris Cuevas Welcome! Workshop goals: 1.Review  Trigger requirements  Present hardware.
01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
US CMS DOE/NSF Review, May Cal. Trig. 4 Gbaud Copper Link Cards & Serial Link Test Card - U. Wisconsin Compact Mezzanine Cards for each Receiver.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
Jefferson Laboratory Hall A SuperBigBite Spectrometer Data Acquisition System Alexandre Camsonne APS DNP 2013 October 24 th 2013 Hall A Jefferson Laboratory.
CSC Muon Sorter M. Matveev Rice University January 7, 2003.
SPD Very Front End Electronics Sonia Luengo Enginyeria i Arquitectura La Salle (EALS) Barcelona (SPAIN)
26/11/02CROP meeting-Nicolas Dumont Dayot 1 CROP (Crate Read Out Processor)  Specifications.  Topology.  Error detection-correction.  Treatment (ECAL/HCAL.
US CMS DOE/NSF Review, 20 November Trigger - W. Smith1 WBS Trigger Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Status.
A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.
1 Level 1 Pre Processor and Interface L1PPI Guido Haefeli L1 Review 14. June 2002.
Common test for L0 calorimeter electronics (2 nd campaign) 4 April 2007 Speaker : Eric Conte (LPC)
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Olivier Callot 4 July 2002 The L0 Calorimeter Trigger Basic principles Overall organization.
M.Matveev Rice University March 20, 2002 EMU Muon Port Card Project.
IB PRR PRR – IB System.
M. Adinolfi – University of Oxford – MAPMT Workshop – Imperial College 27 June Status of the PINT chip M. Adinolfi University of Oxford.
Upgrade: Calo Trigger Calorimeter detector 20 Link = 4 copper wire Serial LVDS 280Mhz 32
Pisa - Apr. 28th, The Trigger System Marco Grassi INFN - Pisa.
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
Super BigBite DAQ & Trigger Jens-Ole Hansen Hall A Collaboration Meeting 16 December 2009.
1 S. Russo, F. Ameli KM3Net WP3-WP5 Joint Meeting :: Paris :: February 2009 Copper backbone data transmission system: first results.
1 L0Calo ECS. 2 Introduction L0Calo consists in several boards: –In the cavern: Front-End Boards, Trigger Validation Boards and SPD Multiplicity Boards.
21 November 2003Jacques Lefrancois1 HOSTING ELECTRONICS AND CONNECTIVITY Role of calorimeter system: Level 0 trigger +  reconstruction +e/  id. Level.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
The LHCb Calorimeter Triggers LAL Orsay and INFN Bologna.
2 Dec 1998F Harris LHCb Trigger Meeting L0 Trigger - ‘Real Estate’ Considerations Current thinking for the size and location of L0 trigger electronics,
K + → p + nn The NA62 liquid krypton electromagnetic calorimeter Level 0 trigger V. Bonaiuto (a), A. Fucci (b), G. Paoluzzi (b), A. Salamon (b), G. Salina.
1 TWEPP 2007, Prague, Czech RepublicG. Avoni – INFN, Bologna, Italy Data transmission and selection for the L0 calorimeter trigger of LHCb G. Avoni (INFN.
F. Odorici - INFN Bologna
Update on CSC Endcap Muon Port Card
TELL1 A common data acquisition board for LHCb
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
The University of Chicago
CMS EMU TRIGGER ELECTRONICS
eXtremely Fast Tracker; An Overview
CMS SLHC Calorimeter Trigger Upgrade,
VELO readout On detector electronics Off detector electronics to DAQ
LHCb calorimeter main features
Example of DAQ Trigger issues for the SoLID experiment
The Level-0 Calorimeter Trigger and the software triggers
Overview of the LHCb Calorimeter Electronics … focus in the ECAL/HCAL
LHCb Trigger, Online and related Electronics
The LHCb L0 Calorimeter Trigger
Front-end Electronics for the LHCb Preshower Rémi CORNAT, Gérard BOHNER, Olivier DESCHAMPS, Jacques LECOQ, Pascal PERRET LPC Clermont-Ferrand.
PID meeting Mechanical implementation Electronics architecture
TELL1 A common data acquisition board for LHCb
Fixed Latency Serial Links with FPGA-embedded SerDes for SuperB
Presentation transcript:

The L0 Calorimeter Trigger U. Marconi On behalf of the Bologna Group CSN1, Catania 16/9/02

INFN Sezione di Bologna Calorimeter Trigger

INFN Sezione di Bologna LHCb Trigger Performances L1 Trigger using L0 information

INFN Sezione di Bologna L0 Calorimeter Trigger – L1 Trigger L1-Trigger With p T info

INFN Sezione di Bologna Identify hot spots Detect a high energy in a small surface Use a square of 2 x 2 cells area 8 x 8 cm 2 in the central region of ECAL (may loose a few % of the energy) more than 50 x 50 cm 2 in the outer region of HCAL Select the particles with the highest E T Due to its high mass, a B particle decays into high P T particles 'High P T ' is a few GeV For the Level 0 decision, we need the particle with the highest P T (the second highest also in HCAL) Calorimeter Trigger Basic Principles

INFN Sezione di Bologna Select locally the highest candidate (reducing complexity and cabling) Process further only the local candidates ~200 for ECAL and ~50 for HCAL starting from 6000 and 1500 cells. Validate the candidates Electron, photon,  0 : Electromagnetic nature using the PreShower Charge using the SPD Hadron Add the energy lost in ECAL in front of the HCAL candidate, looking only at ECAL candidates (manageable number of connections)

INFN Sezione di Bologna Select the highest validated candidates One wants the highest E T candidates Ghosts removal Second highest for hadrons No need for a second highest for electron or photon. The processing is entirely synchronous No dependence on occupancy and history Easier to understand and to debug Pipeline processing at all stages.

INFN Sezione di Bologna

Hardware Implementation About 6000 ECAL cells (as well as for the PreShower and the SPD) Variable cell size, identical structure for SPD/PreShower /ECAL HCAL different, see later Front-end electronics located on top of the detector Use SEU immune components (order of 100 rads/year) 32 channels per FE card for ECAL/HCAL, 64 for Prs/SPD Minimal cabling complexity Use a dedicated backplane for as many connections as possible 8 bits E T converted from the 12 bits ADC. 8 bits are adeguate with a full scale limit around 5 GeV.

INFN Sezione di Bologna First selection Build the 2x2 sums Work inside a 32 channels (8x4) front-end card To obtain the 32 2x2 sums, one needs to get the neighbours Via the backplane (9) or dedicated point-to-point cables(4)

INFN Sezione di Bologna Block diagram of the Front_End Board (LAL-ORSAY)

INFN Sezione di Bologna

ECAL Validation For each ECAL candidate, one needs to access the SPD and the PreShower information (2 times 4 bits for the SPD&Preshower cells corresponding to the ECAL candidate) The address is sent from the ECAL to the PreShower FE bords One PreShower board handles 64 channels (exactly 2 ECAL boards) The 2  4 bits are extracted synchronously at each BX and sent to the Validation Card

INFN Sezione di Bologna ECAL Validation produces 4 candidate types Electrons and photons are validated FE-candidates ‘local  0 ’ is detected as a high total energy on a card ‘global  0 ’ is detected by summing the energies of two FE- candidates of two adjacent cards. No SPD/PreShower validation foreseen for the  0, but this will be integrated in the card, in case… This is just a few more output bits of the previous LUT, plus the validation of a register. Only the highest Et ECAL candidate is interesting We select the highest of the 8 on the Validation card Output 4 ECAL candidates Each has 8 bits Et and 8 bits address, plus BX-ID.

INFN Sezione di Bologna HCAL Validation Ideal case: Add the ECAL cells in front of the HCAL candidate, but this implies a lot of connections, at 40 MHz. This addition is important only if the ECAL energy deposit is large, then likely, it also has a large chance to be detected as a local maximum in the ECAL FE- board. Send the 50 HCAL candidates to the ECAL ones Less connections, some duplication, but we can use the ECAL Validation Card. One ECAL FE-board matches only one HCAL card. One validation card receives at most four HCAL cards One HCAL card goes at most (30 of 50) to two Validation cards

INFN Sezione di Bologna Validation board LAL ORSAY

INFN Sezione di Bologna The Optical Links The Optical Links are used to transmit the calorimeter-clusters from the Validation Cards to the Selection Crate The total amount of the optical channels 16 (SPD) + 4  28 (ECAL) + 80 (HCAL) = 208 Ch Cluster bit patterns HCAL: 8 bits (BX) + 8 bits (E T ) + 5 bits (Address) ECAL: 8 bits (BX) + 8 bits (E T ) + 8 bits (Address) SPD: 8 bits (BX) + 10 bits (Mult.)

INFN Sezione di Bologna Optical Link. Tx/Rx Prototypes Clock G-Link Serial Protocol Power Consumption 2.5W Rx Optical Tx/Rx PLD 32-bits Data Input Optical Tx

INFN Sezione di Bologna Optical Tx/Rx. Bit Error Rate Measurements Pick-to-pick: 220 ps  : 34.2 ps Clock Jitter Characteristics External Clock Bit-Pattern and Control-bits Generator To the Optical Rx

INFN Sezione di Bologna Optical Tx/Rx. Test Setup Optical Channel Tx/Rx VME Pattern Unit Control-Board Overall Latency 500 ns Tx: 1 clock cycle Rx: 3 clock cycles Recovery Time ~1ms

INFN Sezione di Bologna BER vs Jitter Glink Optical Channel Agilent Noise Generator Vpp(mV) MHz PMT5193 PG9210LC584 Philips PM5193 Function Generator And Modulator Le Croy PG9210 Pulse Generator Le Croy LC584 Oscilloscope Ext. Modulation Ext. Trigger Sine Wave 40MHzClock with jitter Jitter Modulation

INFN Sezione di Bologna Optical Fibre 1.2 Gb/s Optical Transmitter (FTRJ ) MHz TRANSMIT Data in Clock 40 MHz GOL (Gigabit Optical Link) Optical Receiver (FTRJ ) TLK2501 Demultiplexer MHz Data out MHz RECEIVE Clock 40 MHz Max peak-to-peak Jitter 40ps Power Consumption 360mW

INFN Sezione di Bologna GOL Tx Scheme

INFN Sezione di Bologna Jitter Filter by PLL Agilent Noise Generator Vpp(mV) MHz PMT5193 PG9210LC584 Philips PM5193 Function Generator And Modulator Le Croy PG9210 Pulse Generator ITD5993A ITD 5993 PLL Filter Le Croy LC584 Oscilloscope The best Jitter we can achieve now ~16ps rms

INFN Sezione di Bologna The Selection Crate The 4 ECAL types are processed the same way The complete cluster-address assignement is performed The highest of the 28 inputs for each cluster type is selected and sent to the L0DU The HCAL processing Cluster copies are removed, the highest is selected The complete cluster-address is produced Ghosts are removed Cluster selection is performed to select the highest and the 2nd highest clusters The sum of the transverse energy of the candidates is calculated

INFN Sezione di Bologna HCAL Selection Crate 16 Optical Rx LVDS

INFN Sezione di Bologna ECAL Selection Crate The ECAL selection 2 identical cards, each handling 14 optical and 1 LVDS inputs No cleaning of copies No second highest then no ghost cleaning No SumE T produced Highest cluster from one board goes to the 2nd for the final selection

INFN Sezione di Bologna Hadron Master

INFN Sezione di Bologna The AM Sorter

INFN Sezione di Bologna Sorter Logic VME Interface Processor Logic FPGA ECS Interface Optical Interface Auxiliary Electronics LVDS Parallel

INFN Sezione di Bologna Sorter Logic. Tests Pattern Generator 8  21-bits Input Channels To the Logic Analyzer 1st max 2nd max sumE T

INFN Sezione di Bologna The Selection Board Functional Blocks Functional Blocks to be tested Sorter Optical Input Interface ECS Interface and Timing LVDS Output Interface 8 Single Channel Optical Tx Tx To be built in 2002 To be built in m Optical Cables READY ECS TTCRx Optical Interface