Introduction to Wafer fabrication Process

Slides:



Advertisements
Similar presentations
FABRICATION PROCESSES
Advertisements

Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
CMOS Fabrication EMT 251.
Advanced Manufacturing Choices
CMOS Process at a Glance
Tutorial 3 Derek Wright Wednesday, February 2 nd, 2005.
ECE/ChE 4752: Microelectronics Processing Laboratory
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) Figure 5.1 Resist parameters A and B as a function of wavelength measured with.
CHAPTER 9: PHOTOLITHOGRAPHY.
Lithography – Basic Concept
Photolithography. Outline Motivation History  Photolithography Methods and Theories  Preparation and Priming  Spin-Coating  Photoresists  Soft-baking.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
Advanced Manufacturing Choices ENG Spring 2015, Class 6 Photolithography 6/9/2015.
Pattern transfer by etching or lift-off processes
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
IC Fabrication and Micromachines
Device Fabrication Technology
1 N/P-Channel MOSFET Fabrication By Assoc. Prof Dr. Uda Hashim School of Microelectronic Enginnering KUKUM FOX N-Well Arsenic Implant LDD As+ S/D Implant.
The Physical Structure (NMOS)
Process integration
CSE477 L05 IC Manufacturing.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 05: IC Manufacturing Mary Jane Irwin (
YoHan Kim  Thin Film  Layer of material ranging from fractions of nanometer to several micro meters in thickness  Thin Film Process 
Device Fabrication Example
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
Lecture 4 Photolithography.
Lithographic Processes
Micro-fabrication.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Fabrication of Active Matrix (STEM) Detectors
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) Figure 1.1 Diagram of a simple subtractive patterning process.
Integrated Circuit Devices Professor Ali Javey Summer 2009 Fabrication Technology.
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
I.C. Technology Processing Course Trinity College Dublin.
II-Lithography Fall 2013 Prof. Marc Madou MSTB 120
Chapter Extra-2 Micro-fabrication process
ECE484: Digital VLSI Design Fall 2010 Lecture: IC Manufacturing
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Virtual NanoFab A Silicon NanoFabrication Trainer
Top Down Manufacturing
By: Joaquin Gabriels November 24 th,  Overview of CMOS  CMOS Fabrication Process Overview  CMOS Fabrication Process  Problems with Current CMOS.
Norhayati Soin 05 KEEE 4425 WEEK 8 2/9/2005 LECTURE 10: KEEE 4425 WEEK 8 CMOS FABRICATION PROCESS.
NanoFab Trainer Nick Reeder June 28, 2012.
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
IC Fabrication/Process
Dynamic Behavior of MOS Transistor. The Gate Capacitance t ox n + n + Cross section L Gate oxide x d x d L d Polysilicon gate Top view Gate-bulk overlap.
Etching: Wet and Dry Physical or Chemical.
Process integration Wafer selection active role for the wafer ? passive role ? –thermal conductivity –optical transparency –flat,
1 Device Fabrication And Diffusion Overview 5 and 8 February 2016 Silicon Wafer Production-Refer to Chapter “0” Prologue Raw material ― Polysilicon nuggets.
Definition History Fabrication process Advantages Disadvantages Applications.
Patterning - Photolithography
CMOS Fabrication EMT 251.
Lecture 2 State-of-the art of CMOS Technology
Wisconsin Center for Applied Microelectronics
Lithography.
1) Wafer Cleaning Oxidizing – Field Oxide
Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 3-1 Chapter 3 Device Fabrication Technology About transistors (or 10 billion for.
MEMS, Fabrication Cody Laudenbach.
NanoFab Simulator Update
Chapter 1.
NanoFab Trainer Update
Lithography Instructor Abu Syed Md. Jannatul Islam
Photolithography.
Presentation transcript:

Introduction to Wafer fabrication Process Presented by Asst.Prof. Dr. Rardchawadee Silapunt

Outlines Clean room 1 Wafer Fab Process 2

Outlines Clean room 1

Clean Room @ TMEC

It took time to install cleanroom PLAY MOVIE

Outlines Wafer Fab Process 2 6

Processing line @ TMEC Down to 0.5μm Technology Furnace Cleaning Process Photolithography Down to 0.5μm Technology Implanter Metrology Plasma CVD Sputtering Dry Etching

Overview to Lithography process What is Lithography Process? The word come from the Greek “Lithos” and “Graphia” Lithos = Stones , Graphia = to write It means “ Writing on stones”. In Semiconductor, stones are Silicon wafers and our patterns are written with a light-sensitive polymer called “Photoresist”

Overview to Lithography process 9 Steps of Lithography process. 1. Wafer preparation 5. Post-Exposure Bake (PEB) 6. Development 2. Coat with Photoresist 7. Postbake, Hardbake 3. Prebake, Softbake 8. Etch or Implant 4. Align and Exposure 9. Photoresist strip

Photolithography Problem Without OPC With OPC Light Diffraction is occur during photolithography process. (a) (b) (c) (d) OPC patterns are used to reduce the error in photolithography process.

How to patterning circuit Processing - Film Deposition - Photolithography - Etching - Implantation Wafer Integrated Circuit (IC)

Processing line Silicon Wafer p-type wafer p-type

Initial oxidation: O2/H2 (Thickness: 420 nm) Processing line Film Deposition Initial oxidation: O2/H2 (Thickness: 420 nm) SiO2 p-type

Processing line Photolithography Coater Stepper Developer Photoresist (PR) p-type

Processing line Photoresist Characteristic PR is made up of a resin R, the photoactive compound M, the solvent S, and component appears during exposure which are exposure products P. The exposure products generated by the reaction of M with UV light.!! Applying Beer’s Law, the absorption coefficient  is then, M0 = initial PAC concentration (non-exposed) A = bleachable absorption coefficients of Dill parameters B = Non-bleachable absorption coefficients of Other non-bleachable components of the PR such as dye are added to B

Processing line Dill Paramaters of Photoresist Where several assumptions are made in solving this differential equation and I x t is the optical dose. If D is the resist thickness, the Dill parameters can be measured by: T(0) T(∞) is transmittance at the air-resist interface T(0) is the transmittance of the unexposed resist, and T(∞) is the transmittance of the completely exposed resist is the initial slope of the transmittance vs dose curve Two transmittance curves for Kodak 820 resist 365 nm. The curves are for a convection oven post-apply bake of 30 minutes at the temperatures shown

Processing line Etching Simulation of Plasma Etching Photoresist (PR) Dry etch oxide p-type

Directionality of Etcing Process Processing line Etching Directionality of Etcing Process Isotropic Etch Directional Etch Vertical Etch

Processing line Etching Wet Etching Dry Etching Two Kinds of Etching Method Wet Etching Dry Etching by Wet chemical solution Isotropic etching by Plasma Anisotropic etching Vertical E/R ~ Horizontal E/R Pure Chemical Reaction High Selectivity CD Loss or Gain Vertical E/R >> Horizontal E/R Ion assisted Relatively low Selectivity No CD bias

n-well implantation : Phosphorus Processing line Implantation n-well implantation : Phosphorus Photoresist (PR) p-type

Processing line Chemical Mechanical Planarization (CMP) CMP removes material from uneven topography on a wafer surface until a flat (planarized) surface is created. CMP combines the chemical removal effect of an acidic or basic fluid solution with the "mechanical" effect provided by polishing with an abrasive material.

How to patterning a CMOS !!! Processing line How to patterning a CMOS !!!

Thank You !