Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0.

Slides:

Advertisements

Similar presentations

//HDL Example 8-2 // //RTL description of design example (Fig.8-9) module Example_RTL (S,CLK,Clr,E,F,A);

Advertisements

Counters Discussion D8.3.

Traffic light contoller using FSM

Verilog in transistor level using Microwind

CPSC 321 Computer Architecture Andreas Klappenecker

CDA 3100 Recitation Week 11.

Synchronous Sequential Logic

EE 361 Fall 2003University of Hawaii1 Hardware Design Tips EE 361 University of Hawaii.

Shift Registers Module M11.1 Section 7.3.

Verilog Modules for Common Digital Functions

Table 7.1 Verilog Operators.

Case Study VLSI 系統設計與高階合成           + : delay : multiplier: adder … … + … … FIR Filter tap=4 IIR Case - Filter (1/8)

CSE 201 Computer Logic Design * * * * * * * Verilog Modeling

//HDL Example 5-1 // //Description of D latch (See Fig.5-6) module D_latch (Q,D,control); output Q; input.

Verilog. 2 Behavioral Description initial:  is executed once at the beginning. always:  is repeated until the end of simulation.

FSM Revisit Synchronous sequential circuit can be drawn like below  These are called FSMs  Super-important in digital circuit design FSM is composed.

//HDL Example 6-1 // //Behavioral description of //Universal shift register // Fig. 6-7 and Table 6-3 module shftreg.

How to get a Circuit in verilog converted to hspice, connected to the micron package models, and simulating in hspice and hsimplus.

Latches and Flip-Flops Discussion D8.1 Section 13-9.

Binary Counters Module M10.3 Section 7.2. Counters 3-Bit Up Counter 3-Bit Down Counter Up-Down Counter.

Arbitrary Waveform Discussion 5.5 Example 34.

Edge-Triggered D Flip-Flops

Pulse-Width Modulated DAC

Designing State Machines Lecture L9.2 Handout Section 9.2.

Arbitrary Waveforms Lecture L8.5 Section 7.2. CLK DQ !Q CLK DQ !Q CLK DQ !Q Q0Q0.D Q1 Q2 Q1.D Q2.D s s s s3 0 1.

Binary Counters Lecture L8.3 Section 8.2. Counters 3-Bit Up Counter 3-Bit Down Counter Up-Down Counter.

A/D Converter Control Discussion D8.6 Rev. B – 3/14/2006.

A/D Converter Control Discussion D8.6. Analog-to-Digital Converters Converts analog signals to digital signals –8-bit: 0 – 255 –10-bit: 0 – 1023 –12-bit:

Logic Design Review – 3 Basic Sequential Circuits Lecture L14.3 Verilog.

Arbitrary Waveforms Module M10.5 Section 7.2. CLK DQ !Q CLK DQ !Q CLK DQ !Q Q0Q0.D Q1 Q2 Q1.D Q2.D s s s s3 0 1.

LEDs 7-Segment Displays

Ring Counter Discussion 11.3 Example 32.

Arbitrary Waveform Discussion 12.2 Example 34. Recall Divide-by-8 Counter Use q2, q1, q0 as inputs to a combinational circuit to produce an arbitrary.

Counters Discussion 12.1 Example 33. Counters 3-Bit, Divide-by-8 Counter 3-Bit Behavioral Counter in Verilog Modulo-5 Counter An N-Bit Counter.

2-to-1 Multiplexer: if Statement Discussion D7.1 Example 4.

Shift Registers Lecture L6.6 Section Bit Shift Register.

A/D Converter Datapaths Discussion D8.4. Analog-to-Digital Converters Converts analog signals to digital signals –8-bit: 0 – 255 –10-bit: 0 – 1023 –12-bit:

Flip-Flops Lecture L8.2 Section 7.1 – Book Sect. 8.1– Handout.

Registers and Shift Registers Discussion D8.2. D Flip-Flop X 0 Q 0 ~Q 0 D CLK Q ~Q D gets latched to Q on the rising edge of the clock. Positive.

Lessons from last lab: 1.Many had the “# skipping” problem 2.Most assumed there was something wrong with their code 3.How does one check their code? 4.SIMULATE!!

D Flip-Flops in Verilog Discussion 10.3 Example 27.

Quad 2-to-1 Multiplexer Discussion D7.4 Example 7.

Digital Logic Review Discussion D8.7.

7-Segment Display DIO1 Board Verilog.

Verilog Descriptions of Digital Systems. Electronic Lock // // Electronic combinational lock // module lock(seg7,key, valid_key, col, row, mclk, resetL)

Engineering 100 Section 250 Combinational Logic -- Examples 9/13/2010.

Verilog Intro: Part 2. Procedural Blocks There are two types of procedural blocks in Verilog. – initial for single-pass behavior: initial blocks execute.

Registers CPE 49 RMUTI KOTAT.

Week Four Design & Simulation Example slides. Agenda Review the tiny example (Minako “logic”)from last week – look at the detailed static timing report.

Introduction Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL) A hardware description language is a language or means used to describe or model a digital.

ECE/CS 352 Digital System Fundamentals© 2001 C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapters 3 and 4: Verilog – Part 2 Charles R.

Final Project. System Overview Description of Inputs reset: When LOW, a power on reset is performed. mode: When LOW, NORMal mode selected When HIGH,

Motors Discussion D10.2 Chapter 15. Hans Christian Oersted (1777 – 1851) Ref:

The UNIVERSITY of NORTH CAROLINA at CHAPEL HILL State Machines Anselmo Lastra.

Digital Electronics.

ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Fall 2000 Chapter 5 – Part 2 Tom Kaminski & Charles.

SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 7 – Part 2.

SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapters 4 – Part4: Verilog – Part 2.

1 Verilog: Function, Task Verilog: Functions A function call is an operand in an expression. It is called from within the expression and returns a value.

1 4-Integrating Peripherals in Embedded Systems (cont.)

Figure Implementation of an FSM in a CPLD..

Supplement on Verilog for Algorithm State Machine Chart

Designing Combinational Logic Circuits in Verilog - 1

Lecture L5.1 Mealy and Moore Machines

Pulse-Width Modulation (PWM)

FSM MODELING MOORE FSM MELAY FSM. Introduction to DIGITAL CIRCUITS MODELING & VERIFICATION using VERILOG [Part-2]

ESE 437: Sensors and Instrumentation

The Verilog Hardware Description Language

Presentation transcript:

Traffic Lights Discussion D8.3a

Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s s s s s s s s State Q2 Q1 Q0 D2 D1 D0 Present state Next state Q0 Q1 Q2 D0 D1 D2

s s s s s s s s State Q2 Q1 Q0 D2 D1 D0 y Blink

module lights ( clr,RYG,clk ); input clr ;// pushbutton switch S4 - pin 69 wire clr ; input clk ;// 1 Hz clock - pin 12 wire clk ; output [5:0] RYG ;// RYGRYG reg [5:0] RYG ; reg [3:0] Q; // 4-bit counter clk or posedge clr) if(clr == 1) Q <= 0; else Q <= Q + 1; lights.v

// Traffic lights case(Q[3:1]) // RYGRYG 0: RYG = 6'b001100; 1: RYG = 6'b001100; 2: RYG = 6'b010100; 3: RYG = 6'b100100; 4: RYG = 6'b100001; 5: RYG = 6'b100001; 6: RYG = 6'b100010; 7: RYG = 6'b100100; default: RYG = 6'b001100; endcase endmodule lights.v

#PACE: Start of PACE I/O Pin Assignments NET "clk" LOC = "p12" ; NET "clr" LOC = "p69" ; NET "RYG " LOC = "p32" ; NET "RYG " LOC = "p31" ; NET "RYG " LOC = "p26" ; NET "RYG " LOC = "p25" ; NET "RYG " LOC = "p20" ; NET "RYG " LOC = "p13" ; lights.ucf

G3VM-61A1MOS FET Relay

Silicon-Controlled Rectifier (SCR) Text: Section 11-12, pages

Triac

Using an AC Relay