Basic Boolean Functions Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)

Slides:



Advertisements
Similar presentations
Logic Gates.
Advertisements

Logic Gates.
Module 3 : Boolean Algebras, Expressions, & Functions Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)
ECE 238L Computer Logic Design Spring 2010
Relationship Between Basic Operation of Boolean and Basic Logic Gate The basic construction of a logical circuit is gates Gate is an electronic circuit.
Lecture 14 Today we will Learn how to implement mathematical logical functions using logic gate circuitry, using Sum-of-products formulation NAND-NAND.
Chapter 4 Logic Gates and Boolean Algebra. Introduction Logic gates are the actual physical implementations of the logical operators. These gates form.
An introduction to Boolean Algebras Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)
Logic level sequential blocks Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)
RT level combinational blocks Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)
Geometric interpretation & Cubes Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
Company LOGO DKT 122/3 DIGITAL SYSTEM 1 WEEK #7 COMBINATIONAL LOGIC ANALYSIS.
Digital Electronics Lecture 4 Simplification using Boolean Algebra, Combinational Logic Circuit Design.
CS 151: Introduction to Digital Design Chapter 2-9 Exclusive-OR Gates.
Approaches to design entry Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)
Combinational Logic 1.
Digital networks classification Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)
Logic Gates. Outline  Logic Gates  The Inverter  The AND Gate  The OR Gate  The NAND Gate  The NOR Gate  The XOR Gate  The XNOR Gate  Drawing.
Lecture 22: 11/19/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.
Exclusive OR Gate. Logically, the exclusive OR (XOR) operation can be seen as either of the following operations:exclusive OR (XOR) 1. A AND NOT B OR.
LOGIC GATES AND CIRCUITS Digital systems are said to be constructed by using logic gates. These gates are the AND, OR, NOT, NAND, NOR, EXOR and EXNOR gates.
Karnaugh map covering Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)
1 EG 32 Digital Electronics Thought for the day You learn from your mistakes..... So make as many as you can and you will eventually know everything.
XOR Operator A short digression… … to introduce another Boolean operation: exclusive- OR (XOR) ABA + B XOR.
A brief introduction to EDA systems Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)
Digital Integrated Circuit Design Laboratory Department of Computer Science and Information Engineering National Cheng Kung University Experiment on digital.
1 EENG 2710 Chapter 2 Algebraic Methods For The Analysis and Synthesis of Logic circuits.
Lecture 4 Introduction to Boolean Algebra. Binary Operators In the following descriptions, we will let A and B be Boolean variables and define a set of.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
Conversion from one number base to another Binary arithmetic Equation simplification DeMorgan’s Laws Conversion to/from SOP/POS Reading equations from.
Chapter-3: BOOLEAN ALGEBRA & LOGIC GATES Analysis and logical design.
Karnaugh Map and Circuit Design.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Module 7.  In Module 3 we have learned about NAND gate – it is a combination of AND operation followed by NOT operation  Symbol A. B = Y  Logic Gate.
Assoc. Prof. Dr. Ahmet Turan ÖZCERİT.  Logic gates used in digital electronics  How to use logic gates to implement logic equations You will learn:
The inverter performs the Boolean NOT operation. When the input is LOW, the output is HIGH; when the input is HIGH, the output is LOW. The Inverter AX.
NAND, NOR, and EXOR (more primitive logical gates) CS Computer Architecture David Mayer.
1’S COMPLEMENT REPRESENTATION 1’s complement of a number (binary) is obtained by changing all 1’s to 0 and all 0’s to 1. If one of these numbers is positive.
4–1. BSCS 5 th Semester Introduction Logic diagram: a graphical representation of a circuit –Each type of gate is represented by a specific graphical.
1 CSE370, Lecture 4 Lecture 4 u Logistics n HW1 due now n HW2 posted now and is due one week from today n Lab1 going on this week n Feedback on lectures,
Assembly Lab1 - Review.
Speaker: Fuw-Yi Yang 楊伏夷 伏夷非征番, 道德經 察政章(Chapter 58) 伏者潛藏也
FIGURE 3.1 Two-variable K-map
Boolean Algebra.
CS 105 Digital Logic Design
Logic Gates.
EI205 Lecture 5 Dianguang Ma Fall 2008.
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
ECE 331 – Digital System Design
Dr. Clincy Professor of CS
Basic Logic Gates 1.
Digital Logic & Design Lecture 05
Logic Gates.
Reading: Hambley Ch. 7 through 7.5
KS4 Electricity – Electronic systems
13 Digital Logic Circuits.
Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y
DIGITAL ELECTRONICS B.SC FY
Logic Circuits I Lecture 3.
Digital Logic Chapter-2
Digital Logic Chapter-2
Department of Electronics
Principles & Applications
Introduction to Logic diagrams and truth tables
Introduction to Logic diagrams and truth tables
Circuit Simplification and
Computer Architecture
Reading: Hambley Ch. 7 through 7.5
Presentation transcript:

Basic Boolean Functions Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA) Lecture 3.4

2 3.4 Goal  This lecture presents the basic Boolean Functions.

3 3.4 Prerequisites  Lecture 3.3

4 3.4 Homework  No particular homework is foreseen

5 3.4 Further readings  No particular suggestion

6 3.4 Remark  The lecture is organized in such a way to be self-explanatory; thus no further comment will be provided.

7 3.4 Basic Boolean Functions  Several “basic” boolean functions have been defined, each identified by a unique name, become a world-wide de-facto standard. They include:  not  and  or  nand  nor  exor  exnor

8 3.4 Why are they so significant?  Electronic devices are available to implement each of these basic boolean functions  Each device is usually given the same name of the corresponding boolean functions, e.g.: AND function  AND gate

9 3.4 “Logic Complement” or “NOT” function Informal definition It’s a unary function, providing the ^complement of its input variable. Representations x’ x not (x)

Axiomatic definition 0’ = 1not (0) = 1 1’ = 0not (1) = 0 Truth table x not(x) “not” (cont'd)

Functional definition if x = 1 then not(x) = 0 else not(x) = 1 Theorems ( x’ )’ = x not ( not ( x ) ) = x “not” (cont'd)

NOT gate, or inverter [ANSI/IEEE standard STD “Graphics symbols for logic functions”] IEEE symboltraditional symbol

“Logic product” or “AND” function Informal definition The AND function on 2 (or more) input variables provides the value 1 iff all its input variables get the value 1. Representations x · yx yand ( x, y )

Axiomatic definition 0 · 0 = 0and(0,0) = 0 0 · 1 = 0 and(0,1) = 0 1 · 0 = 0and(1,0) = 0 1 · 1 = 1and(1,1) = 1 Truth table x yand(x,y) x y and(x,y) Karnaugh map “and” (cont'd)

Functional representation if x = 1 then and(x,y) = y else and(x,y) = 0 “and” (cont'd)

Theorems x · 0 = 0 x · 1 = x x · x = x x · x’ = 0 x · y = y · x x · y · z = (x · y) · z = x · (y · z) “and” (cont'd)

& x y x y U U AND gate IEEE symboltraditional symbol

“Logic sum” or “OR” function Informal definition The OR function on 2 (or more) input variables provides the value 1 iff at least one of its input variables get the value 1. Representations x + yor ( x, y )

Functional representation if x = 1 then or(x,y) = 1 else or(x,y) = y “or” (cont'd)

Axiomatic definition = 0or(0,0) = = 1 or(0,1) = = 1or(1,0) = = 1or(1,1) = 1 Truth table x yor(x,y) x y or(x,y) Karnaugh map “or” (cont'd)

Theorems x + 0 = x x + 1 = 1 x + x = x x + x’ = 1 x + y = y + x x + y + z = (x + y) + z = x + (y + z) “or” (cont'd)

11 x y x y UU IEEE symboltraditional symbol OR gate

“NAND” function Informal definition The NAND function on 2 (or more) input variables provides the value 1 iff at least one of its input variables get the value 0. Representations nand (x, y)

Axiomatic definition nand(0,0) = 1 nand(0,1) = 1 nand(1,0) = 1 nand(1,1) = 0 Truth table x ynand(x,y) x y nand(x,y) Karnaugh map “nand” (cont'd)

Functional representation if x = 1 then nand(x,y) = not(y) else nand(x,y) = 1 “nand” (cont'd)

Theorems nand (x, 0) = 1 nand (x, 1) = x’ nand (x, x) = x’ nand (x, x’) = 1 nand (x, y) = nand (y, x) nand (x, y) = not ( and (x, y) ) nand (x, y, z) = nand (x, and (y, z)) = = nand (and (x, y), z) = nand (x, and (y,z)) “nand” (cont'd)

& x y x y NAND gate IEEE symboltraditional symbol U U

“NOR” function Informal definition The NOR function on 2 (or more) input variables provides the value 1 iff none of its input variables get the value 1. Representations nor (x, y)

Axiomatic definition nor(0,0) = 1 nor(0,1) = 0 nor(1,0) = 0 nor(1,1) = 0 Truth table x ynor(x,y) x y nor(x,y) Karnaugh map “nor” (cont'd)

Functional representation if x = 1 then nor(x,y) = 0 else nor(x,y) = not(y) “nor” (cont'd)

Theorems nor (x, 0) = x’ nor (x, 1) = 0 nor (x, x) = x’ nor (x, x’) = 0 nor (x, y) = nor (y, x) nor (x, y) = not ( or (x, y) ) nor (x, y, z) = nor (x, or (y, z)) = = nor (or (x, y), z) = nor (x, or (y,z)) “nor” (cont'd)

11 x y x y IEEE symboltraditional symbol NOR gate U U

“Exclusive OR” (or “EXOR” function) Informal definition The EXOR function on 2 (or more) input variables provides the value 1 iff an odd # of its input variables get the value 1. Representations x  yexor (x, y)xor (x, y)

Axiomatic definition 0  0 = 0 0  1 = 1 1  0 = 1 1  1 = 0 Truth table x yx  y x y exor(x,y) Karnaugh map “exor” (cont'd)

st functional representation if x = 1 then exor(x,y) = not(y) else exor(x,y) = y “exor” (cont'd) The exor function can be seen as a controlled inverter : x y exor(x,y)

nd functional representation if x = y then exor(x,y) = 0 else exor(x,y) = 1 “exor” (cont'd) The exor function can be seen as a comparator : x y exor(x,y)

rd functional representation if (x+y)mod 2 = 1 then exor(x,y) = 0 else exor(x,y) = 1 “exor” (cont'd) The exor function can be seen as a modulo 2 adder x y (x+y)mod 2 exor(x,y)

Theorems exor (x, 0) = x exor (x, 1) = x’ exor (x, x) = 0 exor (x, x’ ) = 1 exor (x, y) = exor (y, x) exor (x, y) = exor (x’, y’) exor (x, y’) = exor (x’, y) = not (exor(x,y)) exor (x, y) = x y’ + x’ y exor (x, y, z) = exor (x, exor (y, z)) = exor (exor (x,y), z) “exor” (cont'd)

Karnaugh map for a 4-inputs exor ab cd exor (a,b,c,d)

EXOR gate IEEE symboltraditional symbol =1

“EXNOR” function Informal definition The EXOR function on 2 (or more) input variables provides the value 1 iff an even # of its input variables get the value 1. Representations x · y exnor (x, y)

Axiomatic definition exnor(0,0) = 1 exnor(0,1) = 0 exnor(1,0) = 0 exnor(1,1) = 1 Truth table x yexnor(x,y) x y exnor(x,y) Karnaugh map “exnor” (cont'd)

Functional representations if x = 1 then exor(x,y) = y else exor(x,y) = not(y) if x = y then exor(x,y) = 1 else exor(x,y) = 0 Theorems exnor (x, y) = exor (x, y)’ = exor (x’, y) = exor (x, y’) exnor (x, y) = x y + x’ y’ “exnor” (cont'd)

EXNOR gate IEEE symboltraditional symbol =1 U U