NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

Slides:

Advertisements

Similar presentations

Digital CMOS Logic Circuits

Advertisements

Chapter 10 Digital CMOS Logic Circuits

CMOS Logic Circuits.

Ch 3. Digital Circuits 3.1 Logic Signals and Gates (When N=1, 2 states)

Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 13 CMOS Digital Logic Circuits.

CMOS gates Electrical characteristics and timing TTL gates

3.4 Bipolar Logic 1. Diode Logic

EE 4271 VLSI Design, Fall 2011 CMOS Combinational Gate.

Digital Design: Chapters Chapter 1. Introduction Digital Design - Logic Design? Analog versus Digital Once-analog now goes digital –Still pictures.

Week 9b, Slide 1EECS42, Spring 2005Prof. White Week 9b OUTLINE Digital logic functions NMOS logic gates The CMOS inverter Reading Rabaey et al.: Section.

Physical States for Bits. Black Box Representations.

EE365 Adv. Digital Circuit Design Clarkson University Lecture #5

Lesson 4: “Just like LEGO” The NAND gate “Reading” CMOS gates Designing CMOS gates.

CS 140L Lecture 1 Professor CK Cheng 3/31/02. CMOS Logic (3.2 – 3.6) Complementary Metal-Oxide Semiconductor.

3.3 CMOS Logic 1. CMOS Logic Levels NextReturn Logic levels for typical CMOS Logic circuits. Logic 1 (HIGH) Logic 0 (LOW) Undefined Logic level 5.0V 3.5V.

Chapter 6 – Selected Design Topics Part 1 – The Design Space Logic and Computer Design Fundamentals.

ECE 331 – Digital System Design Multi-level Logic Circuits and NAND-NAND and NOR-NOR Circuits (Lecture #8) The slides included herein were taken from the.

ECE 331 – Digital System Design Electrical Characteristics of Logic Gates, Circuit Design Considerations, and Programmable Logic Devices.

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 5 Dr. Shi Dept. of Electrical and Computer Engineering.

10-7 Metal-Oxide Semiconductor （ MOS ）  Field-Effect Transistor （ FET ） Unipolar transistor Depend on the flow of only one type of carrier JFET, MOS 

CIS 6001 Gates Gates are the building blocks for digital circuits Conventions used is high voltage = 1 and ground = 0 Inverter and NOT Gate are two terms.

EET 252 Unit 2 Integrated Circuit Technologies

Digital logic families

CSET 4650 Field Programmable Logic Devices

ECE 331 – Digital System Design Transistor Technologies, and Realizing Logic Gates using CMOS Circuits (Lecture #23)

EET 1131 Unit 9 Logic Families

Digital Devices. Implementing logic circuits Shorthand notation Electrical characteristics.

CH111 Chapter 11 CMOS and TTL Circuits By Taweesak Reungpeerakul.

Topic 4: Digital Circuits

Latches and Flip-Flops ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009

Digital Design: Principles and Practices

ECE 331 – Digital System Design NAND and NOR Circuits, Multi-level Logic Circuits, and Multiple-output Logic Circuits (Lecture #9) The slides included.

16-1 McGraw-Hill Copyright © 2001 by the McGraw-Hill Companies, Inc. All rights reserved. Chapter Sixteen MOSFET Digital Circuits.

Electrical Characteristics Practice Problems 1 Last Mod January 2008  Paul R. Godin with Solutions.

Chapter 4 Logic Families.

ECE 331 – Digital System Design Constraints in Logic Circuit Design (Lecture #13) The slides included herein were taken from the materials accompanying.

Field Effect Transistors: Operation, Circuit Models, and Applications AC Power CHAPTER 11.

Outline Introduction CMOS devices CMOS technology CMOS logic structures CMOS sequential circuits CMOS regular structures.

Physical States for Bits. Black Box Representations.

Boolean Logic and Circuits ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

IC Logic Families Wen-Hung Liao, Ph.D.

1 Transistors, Boolean Algebra Lecture 2 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier, 2007.

Karnaugh Maps ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions

Chapter 12 : Field – Effect Transistors 12-1 NMOS and PMOS transistors 12-2 Load-line analysis of a simple NMOS amplifier 12-3 Small –signal equivalent.

EE210 Digital Electronics Class Lecture 7 May 22, 2008.

Chapter 11 Field-Effect Transistors : Operation, Circuit Models, and Applications Tai-Cheng Lee Electrical Engineering/GIEE 1.

CMOS Logic.  The CMOS Logic uses a combination of p-type and n-type Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) to implement logic gates.

Logic Gate Specifications Definitions. Currents and Voltages All currents are defined as positive when they flow into the terminal of a logical gate.

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions ECE 301 – Digital Electronics.

Solid-State Devices & Circuits

Chapter 6 Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved. High-Speed CMOS Logic Design.

EECS 270: Inside Logic Gates (CMOS)

Solid-State Devices & Circuits

EE Electronics Circuit Design Digital Logic Gates 14.2nMOS Logic Families 14.3Dynamic MOS Logic Families 14.4CMOS Logic Families 14.5TTL Logic.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: NAND gate.

Electrical Characteristics of Logic Gates Gate Characteristics Last Mod: January 2008  Paul R. Godin.

Boolean Algebra ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

1 Lecture 24 Transistors A look ahead Course summary.

Digital CMOS Logic Circuits

KS4 Electricity – Electronic systems

KS4 Electricity – Electronic systems

Universal gates.

Multi-Level Gate Circuits NAND and NOR Gates

KS4 Electricity – Electronic systems

Electrical Characteristics Practice Problems #1

Elec 2607 Digital Switching Circuits

Presentation transcript:

NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning

311_07 NAND and NOR Gates 2

DeMorgan's Laws  (X ∙ Y)' = X' + Y'  (X + Y)' = X' ∙ Y' 311_073

Functionally Complete Set  Any function can be realized using only NAND gates 311_074

SOP to NAND-NAND G = WXY + YZ 5

311_07 MOSFETs NMOS (n-channel) PMOS (p-channel) OFF ON OFF 6

CMOS Inverter 311_077

CMOS Inverter OFF ON OFF +V (H = 1) V in Q1Q1 Q2Q2 V out 0 (L)ONOFF1 (H) OFFON0 (L) +V (H = 1) (L = 0) 8

CMOS NAND Gate 311_07 ABQ1Q1 Q2Q2 Q3Q3 Q4Q4 F LL LH HL HH (L = 0) (H = 1) 9

CMOS NAND Gate 311_07 ABQ1Q1 Q2Q2 Q3Q3 Q4Q4 F LLON OFF H LH HL HH (L = 0) (H = 1) 10

CMOS NAND Gate 311_07 ABQ1Q1 Q2Q2 Q3Q3 Q4Q4 F LLON OFF H LHONOFF ONH HL HH (L = 0) (H = 1) 11

CMOS NAND Gate 311_07 ABQ1Q1 Q2Q2 Q3Q3 Q4Q4 F LLON OFF H LHONOFF ONH HLOFFON OFFH HH (L = 0) (H = 1) 12

CMOS NAND Gate 311_07 ABQ1Q1 Q2Q2 Q3Q3 Q4Q4 F LLON OFF H LHONOFF ONH HLOFFON OFFH HH ON L (L = 0) (H = 1) 13

CMOS NOR Gate 311_0714

311_07 Noise Margin V OHmin V IHmin V OLmax V ILmax 15

NM H = V OHmin - V IHmin = 4.4 V V = 1.25 V NM L = V ILmax - V OLmax = 1.35 V V = 1.25 V Electrical Characteristics 311_0716

311_0717 Propagation Delay

311_0718 Propagation Delay

Summary  NAND and NOR Gates  DeMorgan's Laws  SOP to NAND-NAND  MOSFETs  CMOS Logic Gates Inverter, NAND, NOR  Electrical Characteristics Noise Margin Propagation Delay 311_0719