SpecC stands for “specification description language based on C”.

Slides:



Advertisements
Similar presentations
SoC Challenges & Transaction Level Modeling (TLM) Dr. Eng. Amr T. Abdel-Hamid ELECT 1002 Spring 2008 System-On-a-Chip Design.
Advertisements

SOC Design: From System to Transistor
ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.
SpecC and SpecCharts Reviewed and Presented by Heemin Park and Eric Kwan EE202A - Fall 2001 Professor Mani Srivastava.
Background information Formal verification methods based on theorem proving techniques and model­checking –to prove the absence of errors (in the formal.
Object-Oriented Analysis and Design
A New Computing Paradigm. Overview of Web Services Over 66 percent of respondents to a 2001 InfoWorld magazine poll agreed that "Web services are likely.
1 HW/SW Partitioning Embedded Systems Design. 2 Hardware/Software Codesign “Exploration of the system design space formed by combinations of hardware.
Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.
Spec-C, Handel-C, SystemC : A Comparative Study By: Nikola Rank 13 March 2006.
Copyright  2006 Daniel D. Gajski 1 Extreme Makeover of System Design Science Daniel Gajski Center for Embedded Computer Systems (CECS) University of California,
Copyright  1999 Daniel D. Gajski IP – Based Design Methodology Daniel D. Gajski University of California
Trend towards Embedded Multiprocessors Popular Examples –Network processors (Intel, Motorola, etc.) –Graphics (NVIDIA) –Gaming (IBM, Sony, and Toshiba)
End-to-End Design of Embedded Real-Time Systems Kang G. Shin Real-Time Computing Laboratory EECS Department The University of Michigan Ann Arbor, MI
David Harrison Senior Consultant, Popkin Software 22 April 2004
1 Embedded Computer System Laboratory RTOS Modeling in Electronic System Level Design.
(1) Introduction © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.
© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.
First part: Objectives (15 minutes) Second part: Work groups (20 minutes) Third part: Proposal of work groups (10 minutes) REPORT OF WORK METHODOLOGY.
1  Staunstrup and Wolf Ed. “Hardware Software codesign: principles and practice”, Kluwer Publication, 1997  Gajski, Vahid, Narayan and Gong, “Specification,
CASE Tools And Their Effect On Software Quality Peter Geddis – pxg07u.
Role of Standards in TLM driven D&V Methodology
1 VERILOG Fundamentals Workshop סמסטר א ' תשע " ה מרצה : משה דורון הפקולטה להנדסה Workshop Objectives: Gain basic understanding of the essential concepts.
1 The Architectural Design of FRUIT: A Family of Retargetable User Interface Tools Yi Liu, H. Conrad Cunningham and Hui Xiong Computer & Information Science.
ECE-777 System Level Design and Automation Introduction 1 Cristinel Ababei Electrical and Computer Department, North Dakota State University Spring 2012.
How to connect non IP devices into the UPnP™v1 fabric Vijay Dhingra Director of Standards Echelon Corp.
Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.
Voicu Groza, 2008 SITE, HARDWARE/SOFTWARE CODESIGN OF EMBEDDED SYSTEMS 1 Hardware/Software Codesign of Embedded Systems DESIGN METHODOLOGIES Voicu.
ON LINE TEST GENERATION AND ANALYSIS R. Šeinauskas Kaunas University of Technology LITHUANIA.
CAD Techniques for IP-Based and System-On-Chip Designs Allen C.-H. Wu Department of Computer Science Tsing Hua University Hsinchu, Taiwan, R.O.C {
Save time. Reduce costs. Find and reuse interoperability solutions on Joinup for developing European public services Nikolaos Loutas
Extreme Makeover for EDA Industry
SOFTWARE DESIGN (SWD) Instructor: Dr. Hany H. Ammar
I n t e g r i t y - S e r v i c e - E x c e l l e n c e UPDM Review Session Col. Jack Jibilian Enterprise Architecting & Warfighting Decision Support SAF/XCPA.
System Design with CoWare N2C - Overview. 2 Agenda q Overview –CoWare background and focus –Understanding current design flows –CoWare technology overview.
High Performance Embedded Computing © 2007 Elsevier Chapter 1, part 2: Embedded Computing High Performance Embedded Computing Wayne Wolf.
Real-Time Operating Systems for Embedded Computing 李姿宜 R ,06,10.
COE 405 Design and Modeling of Digital Systems
Hardware/Software Co-design Design of Hardware/Software Systems A Class Presentation for VLSI Course by : Akbar Sharifi Based on the work presented in.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
Languages for HW and SW Development Ondrej Cevan.
- 1 - EE898_HW/SW Partitioning Hardware/software partitioning  Functionality to be implemented in software or in hardware? No need to consider special.
1 IMEC / KHBO June 2004 Micro-electronics SystemC Dorine Gevaert.
TOPIC : SYNTHESIS INTRODUCTION Module 4.3 : Synthesis.
MODUS Project FP7- SME – , Eclipse Conference Toulouse, May 6 th 2013 Page 1 MODUS Project FP Methodology and Supporting Toolset Advancing.
1 Embedded Computer System Laboratory Systematic Embedded Software Gerneration from SystemC.
Riga Technical University Department of System Theory and Design Usage of Multi-Agent Paradigm in Multi-Robot Systems Integration Assistant professor Egons.
CprE 588 Embedded Computer Systems Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University Lecture #5 – System-Level.
System-level power analysis and estimation September 20, 2006 Chong-Min Kyung.
MODEL-BASED SOFTWARE ARCHITECTURES.  Models of software are used in an increasing number of projects to handle the complexity of application domains.
Panel Discussion High Level Design and ESL: Who Cares? Masahiro Fujita VLSI Design and Education Center (VDEC) University of Tokyo.
Design Flow: HW vs. SW Yilin Huang Overview Software: features and flexibility Hardware: performance Designs have different focuses.
© 2013, published by Flat World Knowledge Chapter 10 Understanding Software: A Primer for Managers 10-1.
1 Copyright  2001 Pao-Ann Hsiung SW HW Module Outline l Introduction l Unified HW/SW Representations l HW/SW Partitioning Techniques l Integrated HW/SW.
System-on-Chip Design Hao Zheng Comp Sci & Eng U of South Florida 1.
ISCUG Keynote May 2008 Acknowledgements to the TI-Nokia ESL forum (held Jan 2007) and to James Aldis, TI and OSCI TLM WG Chair 1 SystemC: Untapped Value.
ECE 587 Hardware/Software Co- Design Lecture 23 LLVM and xPilot Professor Jia Wang Department of Electrical and Computer Engineering Illinois Institute.
1 Advanced Software Architecture Muhammad Bilal Bashir PhD Scholar (Computer Science) Mohammad Ali Jinnah University.
April 15, 2013 Atul Kwatra Principal Engineer Intel Corporation Hardware/Software Co-design using SystemC/TLM – Challenges & Opportunities ISCUG ’13.
Implementing RISC Multi Core Processor Using HLS Language - BLUESPEC Liam Wigdor Instructor Mony Orbach Shirel Josef Semesterial Winter 2013.
System-on-Chip Design
ASIC Design Methodology
Chapter 1: Introduction
IP – Based Design Methodology
TDL: The ETSI Test Description Language
TDL: The ETSI Test Description Language
HIGH LEVEL SYNTHESIS.
system specification description language based on C (SpecC)
Mark McKelvin EE249 Embedded System Design December 03, 2002
TDL: The ETSI Test Description Language
Presentation transcript:

SpecC stands for “specification description language based on C”.

What is SpecC? Design Methodology –for capturing and exchanging specifications of embedded systems –for consistency and continuity from specification to implementation System-Level Description Language –no distinction between HW and SW –specs and components in one syntax functional specs, architectural specs, and implementation design under same syntax and semantics –based on ANSI-C executable specification from the start Design Methodology –for capturing and exchanging specifications of embedded systems –for consistency and continuity from specification to implementation System-Level Description Language –no distinction between HW and SW –specs and components in one syntax functional specs, architectural specs, and implementation design under same syntax and semantics –based on ANSI-C executable specification from the start

SW SpecC Design Flow Prototype Specification Model Mfg Load Module Layout Gate Codes / RTOS Architecture Model Communication Model Assembly Compiler Linker Upper CASE Tool P&R Lower CASE Tool SpecCTechnology HW Product Spec Product Spec High-level Synthesis Logic Synthesis Product Planning Application Specific Domain Requirement Specification RTL Behavior Marketing

Specification Synthesis Computational Behavior Communication Channel Design Specification Protocol Insertion Transducer Synthesis Protocol inlining Communication Synthesis Behavior mapping Channel mapping Variable mapping Architecture Exploration Specification Model Architecture Model Communication Model Software ModelHardware Model IP

Methodology Benefits HW/SW Co-Design –Partitioning/Scheduling in the System Level –“Ready to Product” quality of output (HDL,C) –Easy Optimization of Product Cost/Performance Design Tool Interoperability –Easy to build total design solutions IP-Centric Design –IP reuse for every specification models –Easy to publish: IP-spec by SpecC –Easy to reuse: Interface synthesis Education of System Architects –Established Design Style –Know-how transfer enabled via Design Legacy HW/SW Co-Design –Partitioning/Scheduling in the System Level –“Ready to Product” quality of output (HDL,C) –Easy Optimization of Product Cost/Performance Design Tool Interoperability –Easy to build total design solutions IP-Centric Design –IP reuse for every specification models –Easy to publish: IP-spec by SpecC –Easy to reuse: Interface synthesis Education of System Architects –Established Design Style –Know-how transfer enabled via Design Legacy Rapid, Easy, and Smooth Exploration in the Design of Embedded Systems, Ubiquitous Computing

Purpose Standardize specification description language Establish interoperability among design tools Promote industry-academia-wide collaboration Establish design methodology/guidelines based on SpecC Easy tailoring of design solutions for each application segments. Aggregation and Reuse of design IPs Standardize specification description language Establish interoperability among design tools Promote industry-academia-wide collaboration Establish design methodology/guidelines based on SpecC Easy tailoring of design solutions for each application segments. Aggregation and Reuse of design IPs

History »Nov. ’99Established by 24 endorsers Language seminars Exhibitions / conferences –Reference model development Free and Open Source Code for SpecC v1.0 Application Reports / case studies available –Working Group Activities Language Specification WG –Discussion and Approval of SpecC Syntax and Semantics –Improvement of SpecC language –Activities are via world wide. –Communication with other language-based activities –Goal is to send LRM to a standardization body. Case Study WG –Members open their examples for discussion of usage on SpecC Technology –Promotion of conference to present case studies –Presentation of case studies from academia/industries at MST »Nov. ’99Established by 24 endorsers Language seminars Exhibitions / conferences –Reference model development Free and Open Source Code for SpecC v1.0 Application Reports / case studies available –Working Group Activities Language Specification WG –Discussion and Approval of SpecC Syntax and Semantics –Improvement of SpecC language –Activities are via world wide. –Communication with other language-based activities –Goal is to send LRM to a standardization body. Case Study WG –Members open their examples for discussion of usage on SpecC Technology –Promotion of conference to present case studies –Presentation of case studies from academia/industries at MST 30 Industry Members 30 Academic Members World wide (Mar. 2002)

New Activity in 2002 SpecC Academic Research Program –Aims more innovative and leading activities in ubiquitous computing era through improving SOC design technology. –Promotes academia-industries collaboration and synergy. Plans of exhibitions and conferences for mutual discussions. –Provides research environment (tool set) with cooperation from 5 major tool vendors. –InterDesign System DesignVisualSpec –Y Explorations High Level Synthesis eXCite –CATS CASEZIPC –Gaio IDE for ARMOPENplus for ARM –MISPO RTOS  -iTRON –17 professors at 16 major universities join. –22 professors at 15 major universities endorse. –Research topics will come from both of SW and HW area. SpecC Academic Research Program –Aims more innovative and leading activities in ubiquitous computing era through improving SOC design technology. –Promotes academia-industries collaboration and synergy. Plans of exhibitions and conferences for mutual discussions. –Provides research environment (tool set) with cooperation from 5 major tool vendors. –InterDesign System DesignVisualSpec –Y Explorations High Level Synthesis eXCite –CATS CASEZIPC –Gaio IDE for ARMOPENplus for ARM –MISPO RTOS  -iTRON –17 professors at 16 major universities join. –22 professors at 15 major universities endorse. –Research topics will come from both of SW and HW area.

Design Methodology for innovative SoC design –Well-defined Design Models & Well-defined Refinement Tasks Language for accelerating Methodology spread. –Based on ANSI-C, with extensions for Systems Design –Support of all Concepts needed in Embedded Systems Design –Separation of Communication & Computation for Design Reuse –Executable and Synthesizable Impact on Industries –Easy tailoring of Design Solutions for each application domains. –Enabling smooth Specification & IP Exchanges between System Houses, Design Houses and Fabrications. –Accelerating Education of System Architects for rapid growth in emerging Electronics Industries. Design Methodology for innovative SoC design –Well-defined Design Models & Well-defined Refinement Tasks Language for accelerating Methodology spread. –Based on ANSI-C, with extensions for Systems Design –Support of all Concepts needed in Embedded Systems Design –Separation of Communication & Computation for Design Reuse –Executable and Synthesizable Impact on Industries –Easy tailoring of Design Solutions for each application domains. –Enabling smooth Specification & IP Exchanges between System Houses, Design Houses and Fabrications. –Accelerating Education of System Architects for rapid growth in emerging Electronics Industries. SpecC Summary