Computer Organization and Design Transistors & Logic - II Montek Singh Wed, Oct 16, 2013 Lecture 10.

Slides:



Advertisements
Similar presentations
Logic Gates.
Advertisements

CT455: Computer Organization Logic gate
SOP and POS Forms Notation.
Morgan Kaufmann Publishers
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR, Parity Circuits, Comparators.
Multiplexer as a Universal Function Generator Lecture L6.7 Section 6.2.
ECE2030 Introduction to Computer Engineering Lecture 9: Combinational Logic, Mixed Logic Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering.
ECE 2373 Modern Digital System Design Exam 2. ECE 2372 Exam 2 Thursday March 5 You may use two 8 ½” x 11” pages of information, front and back, write.
CS 151 Digital Systems Design Lecture 11 NAND and XOR Implementations.
L08 – Transistors and Logic 1 Comp 411 – Fall /30/09 Transistors and Logic A B Comp 411 Box-o-Tricks F = A xor B 1) The digital contract 2) Encoding.
CS 140 Lecture 13 Combinational Standard Modules Professor CK Cheng CSE Dept. UC San Diego 1.
ENGIN112 L11: NAND and XOR Implementation September 26, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 11 NAND and XOR Implementations.
CS 140 Lecture 6: Other Types of Gates Professor CK Cheng 1.
Lecture 14 Today we will Learn how to implement mathematical logical functions using logic gate circuitry, using Sum-of-products formulation NAND-NAND.
EECS 40 Spring 2003 Lecture 11S. Ross and W. G. OldhamCopyright Regents of the University of California TO REVIEW AMPLIFIERS… Prove formulas for various.
Multiplexer as a Universal Function Generator
Combinational Comparators
CS 140 Lecture 7 Professor CK Cheng 10/17/02. Combinational Logic  Complete set of gates  Other types of gates 1)XOR 2)NAND / NOR 3)Block Diagram Transfers.
2.7 NAND and NOR logic networks
22C:19 Discrete Math Boolean Algebra & Digital Logic Fall 2010 Sukumar Ghosh.
Unit 7 Multi-Level Gate Circuits / NAND and NOR Gates Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
The NAND gate as a universal gate Logic function NAND gate only AA A B A.BA.B A B A+B A B A B A B A A A B A.BA.B B A A B A B A B.
Transistors and Logic Circuits. Transistor control voltage in voltage out control high allows current to flow -- switch is closed (on) control low stops.
Company LOGO DKT 122/3 DIGITAL SYSTEM 1 WEEK #7 COMBINATIONAL LOGIC ANALYSIS.
Digital Electronics Lecture 6 Combinational Logic Circuit Design.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 6 Multiplexers,
Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.
Exclusive OR Gate. Logically, the exclusive OR (XOR) operation can be seen as either of the following operations:exclusive OR (XOR) 1. A AND NOT B OR.
NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions
Lecture 09 NAND and XOR Implementations. Overview °Developing NAND circuits °Two-level implementations Convert from AND/OR to NAND (again!) °Multi-level.
Computer Organization and Design Transistors & Logic - II Montek Singh Oct {21,28}, 2015 Lecture 10.
CSE 140 Lecture 12 Combinational Standard Modules CK Cheng CSE Dept. UC San Diego 1.
ITEC 352 Lecture 3 Low level components(2). Low-level components Review Electricity Transistors Gates Really simple circuit.
NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions ECE 301 – Digital Electronics.
1 EENG 2710 Chapter 2 Algebraic Methods For The Analysis and Synthesis of Logic circuits.
Lecture 4 Introduction to Boolean Algebra. Binary Operators In the following descriptions, we will let A and B be Boolean variables and define a set of.
5 - Digital Logic with Boolean Algebra
ECE 171 Digital Circuits Chapter 6 Logic Circuits Herbert G. Mayer, PSU Status 1/16/2016 Copied with Permission from prof. Mark PSU ECE.
Module 7.  In Module 3 we have learned about NAND gate – it is a combination of AND operation followed by NOT operation  Symbol A. B = Y  Logic Gate.
CSE 140: Components and Design Techniques for Digital Systems Lecture 6: Universal Gates CK Cheng Dept. of Computer Science and Engineering University.
CEC 220 Digital Circuit Design SOP and POS forms Friday, January 23 CEC 220 Digital Circuit Design Slide 1 of 17.
CSE 140 Lecture 13 Combinational Standard Modules Professor CK Cheng CSE Dept. UC San Diego 1.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR and parity check Circuits.
CEC 220 Digital Circuit Design SOP and POS forms Friday, Sept 11 CEC 220 Digital Circuit Design Slide 1 of 17.
Computer Organization and Design Transistors & Logic - II Montek Singh Mon, Mar 14, 2011 Lecture 9.
Chapter 5 Boolean Algebra and Reduction Techniques 1.
Combinational Logic Analysis. Basic Combinational Logic Circuits AND-OR logic AND-OR logic AND-OR logic produces an SOP expression. AND-OR logic produces.
Logic Gates and Boolean Algebra Introduction to Logic II.
Computer Organization and Design Transistors & Logic - II Montek Singh Wed, Oct 17, 2012 Lecture 11.
Eng. Mai Z. Alyazji October, 2016
Transistors and Logic - II
Logic Gates and Boolean Algebra
Transistors and Logic Circuits
Transistors and Logic Circuits
Lecture 6 Topics Combinational Logic Circuits
Logic Gates.
Logic Gates Benchmark Companies Inc PO Box Aurora CO
EI205 Lecture 5 Dianguang Ma Fall 2008.
Exclusive OR Gate.
Computer Organization and Design Transistors & Logic - II
Schematics 201 Lecture Topic: Electrical Symbols
CSE 370 – Winter Combinational Implementation - 1
Week 7: Gates and Circuits: PART II
Logic Gates.
ECE 171 Digital Circuits Chapter 6 Logic Circuits
Lecture 6: Universal Gates
Special Gates Combinational Logic Gates
Transistors and Logic A B The digital contract
Logic Gates By: Asst Lec. Besma Nazar Nadhem
Presentation transcript:

Computer Organization and Design Transistors & Logic - II Montek Singh Wed, Oct 16, 2013 Lecture 10

Today’s Topics  Synthesis using standard gates Truth tables Truth tables Universal gates: NAND and NOR Universal gates: NAND and NOR Gates with more than 2 inputs Gates with more than 2 inputs Sum-of-Products Sum-of-Products DeMorgan’s Law DeMorgan’s Law 2

Now We’re Ready to Design Stuff!  We need to start somewhere usually it’s the functional specification usually it’s the functional specification A B Y If C is 1 then copy B to Y, otherwise copy A to Y C If you are like most engineers you’d rather see a table, or formula than parse a logic puzzle. The fact is, any combinational function can be expressed as a table. These “truth tables” are a concise description of the combinational system’s function. Conversely, any computation performed by a combinational system can expressed as a truth table. Truth Table

We Can Make Most Gates Out of Others  How many different gates do we really need? B>A A B y XOR A B Y A B Y

One Will Do!  NANDs and NORs are universal one can make any circuit out of just NANDs, or just NORs! one can make any circuit out of just NANDs, or just NORs!  Ah! But what if we want more than 2-inputs? = = = = = =

Gate Trees Suppose we have some 2-input XOR gates: (same idea holds for AND and OR gates) And we want an N-input XOR: A0011A0011 B0101B0101 C0110C0110 t pd = 1 (latency) t pd (latency)= O( ___ ) -- WORST CASE. output = 1 iff number of 1s in input is ODD (“ODD PARITY”) Can we compute N-input XOR faster? N

Gate Trees N-input TREE has O( ______ ) levels... Signal propagation takes O( _______ ) gate delays. log N log 2 N

Design Approach: Sum-of-Products Three steps: 1. Write functional spec as a truth table 2. Write down a Boolean expression for every ‘1’ in the output 3. Wire up the gates!  This approach will always give us logic expressions in a particular form: SUM-OF-PRODUCTS (“SOP”) SUM-OF-PRODUCTS (“SOP”)  “SUM” actually means OR  “PRODUCT” actually means AND Truth Table

Straightforward Synthesis  We can implement SUM-OF-PRODUCTS… …with just three levels of logic: …with just three levels of logic:  INVERTERS/AND/OR ABCABC ABCABC ABCABC ABCABC Y

Notations  Symbols and Boolean operators:

DeMorgan’s Laws  Change ANDs into ORs and vice-versa

AB=A+B Useful Gate Structures  NAND-NAND  NOR-NOR C A B Y C A B Y  C A B Y  C A B Y C A B Y C A B Y AB=A+B “Pushing Bubbles” DeMorgan’s Laws

An Interesting 3-Input Gate: Multiplexer  Based on C, select the A or B input to be copied to the output Y. Truth Table A B Y C If C is 1 then copy B to Y, otherwise copy A to Y 2-input Multiplexer B C A Y “schematic” diagram A B C 0 1 Gate symbol

Multiplexer (MUX) Shortcuts S01S S01S S01S I0I1I2I3I0I1I2I3 Y S 0 S 1 A 4-input Mux (implemented as a tree) S01S S01S A2B2A3B3A2B2A3B3 Y0Y0 S S01S S01S A0B0A1B1A0B0A1B1 Y1Y1 Y2Y2 Y3Y3 A 4-bit wide 2-input Mux ABCDSABCDS Y A 0-3 B 0-3 S Y 0-3

Let’s do some practice examples On whiteboard

Next Class  Arithmetic circuits