Computer Science 516 Week 4 Lecture Notes. Addresses Related to C++ pointers Not consistently covered in CS575 Essential to Computer Architecture.

Slides:



Advertisements
Similar presentations
Instruction Set Design
Advertisements

Lecture 13: 10/8/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.
Review of the MIPS Instruction Set Architecture. RISC Instruction Set Basics All operations on data apply to data in registers and typically change the.
Chapter 3 Instruction Set Architecture Advanced Computer Architecture COE 501.
Machine Instructions Operations
1 Lecture 3: Instruction Set Architecture ISA types, register usage, memory addressing, endian and alignment, quantitative evaluation.
RISC / CISC Architecture By: Ramtin Raji Kermani Ramtin Raji Kermani Rayan Arasteh Rayan Arasteh An Introduction to Professor: Mr. Khayami Mr. Khayami.
INSTRUCTION SET ARCHITECTURES
Machine Instructions Operations 1 ITCS 3181 Logic and Computer Systems 2015 B. Wilkinson Slides4-1.ppt Modification date: March 18, 2015.
10/9: Lecture Topics Starting a Program Exercise 3.2 from H+P Review of Assembly Language RISC vs. CISC.
ELEN 468 Advanced Logic Design
Instruction Set Architecture Classification According to the type of internal storage in a processor the basic types are Stack Accumulator General Purpose.
ITCS 3181 Logic and Computer Systems 2015 B. Wilkinson slides3.ppt Modification date: March 16, Addressing Modes The methods used in machine instructions.
Computer Organization and Architecture
VAX Computer Architecture Michael Collins CS350 – Computer Organization Section 1 – Spring 2002.
1: Background1 System Programming ( 系統程式 ) Main goal: r What is a system software? m Compiler m Assembler m Loader and Linker m Debugger… r To design and.
CSE378 ISA evolution1 Evolution of ISA’s ISA’s have changed over computer “generations”. A traditional way to look at ISA complexity encompasses: –Number.
1 Intro to CS: Part 2 Lecture 1 Ata Kaban School of Computer Science The University of Birmingham [adapted from B Bordbar and M Kwiatkowska]
RISC By Don Nichols. Contents Introduction History Problems with CISC RISC Philosophy Early RISC Modern RISC.
State Machines Timing Computer Bus Computer Performance Instruction Set Architectures RISC / CISC Machines.
Microprocessors Introduction to RISC Mar 19th, 2002.
1 RISC Machines l RISC system »instruction –standard, fixed instruction format –single-cycle execution of most instructions –memory access is available.
Unit -II CPU Organization By- Mr. S. S. Hire. CPU organization.
Computer Architecture
Cisc Complex Instruction Set Computing By Christopher Wong 1.
Part 1.  Intel x86/Pentium family  32-bit CISC processor  SUN SPARC and UltraSPARC  32- and 64-bit RISC processors  Java  C  C++  Java  Why Java?
Assembly Language for Intel-Based Computers, 4 th Edition Chapter 2: IA-32 Processor Architecture (c) Pearson Education, All rights reserved. You.
Instruction Set Architecture
Previously Fetch execute cycle Pipelining and others forms of parallelism Basic architecture This week we going to consider further some of the principles.
1 4.2 MARIE This is the MARIE architecture shown graphically.
Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CS-334: Computer.
1 (Based on text: David A. Patterson & John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, 3 rd Ed., Morgan Kaufmann,
Computer Science 516 Week 3 Lecture Notes. Computer Architecture - Common Points This lecture will cover some common things which characterize computer.
Part 1.  Intel x86/Pentium family  32-bit CISC processor  SUN SPARC and UltraSPARC  32- and 64-bit RISC processors  Java  C  C++  Java  Why Java?
Central Processing Unit. MAJOR COMPONENTS OF CPU.
Computer Science 516 RISC Architecture: MIPS, ARM.
RISC and CISC. What is CISC? CISC is an acronym for Complex Instruction Set Computer and are chips that are easy to program and which make efficient use.
COMPUTER ORGANIZATION AND ASSEMBLY LANGUAGE Lecture 19 & 20 Instruction Formats PDP-8,PDP-10,PDP-11 & VAX Course Instructor: Engr. Aisha Danish.
Oct. 25, 2000Systems Architecture I1 Systems Architecture I (CS ) Lecture 9: Alternative Instruction Sets * Jeremy R. Johnson Wed. Oct. 25, 2000.
Small constants are used quite frequently (50% of operands) e.g., A = A + 5; B = B + 1; C = C - 18; Solutions? Why not? put 'typical constants' in memory.
ECEG-3202 Computer Architecture and Organization Chapter 7 Reduced Instruction Set Computers.
Chapter 11 Instruction Sets: Addressing Modes and Formats Gabriel Baron Sydney Chow.
COMPUTER ORGANIZATION AND ASSEMBLY LANGUAGE Lecture 21 & 22 Processor Organization Register Organization Course Instructor: Engr. Aisha Danish.
Arrays in MIPS Assembly Computer Organization and Assembly Language: Module 6.
Jan. 5, 2000Systems Architecture II1 Machine Organization (CS 570) Lecture 1: Overview of High Performance Processors * Jeremy R. Johnson Wed. Sept. 27,
CISC. What is it?  CISC - Complex Instruction Set Computer  CISC is a design philosophy that:  1) uses microcode instruction sets  2) uses larger.
High Performance Computing1 High Performance Computing (CS 680) Lecture 2a: Overview of High Performance Processors * Jeremy R. Johnson *This lecture was.
INSTRUCTION SET PRINCIPLES. Computer Architecture’s Changing Definition  1950s to 1960s: Computer Architecture Course = Computer Arithmetic  1970s to.
Computer Architecture
EEL 4709C Prof. Watson Herman Group 4 Ali Alshamma, Derek Montgomery, David Ortiz 11/11/2008.
Computer Architecture & Operations I
Computer Architecture & Operations I
Topics to be covered Instruction Execution Characteristics
A Closer Look at Instruction Set Architectures
ELEN 468 Advanced Logic Design
Overview Introduction General Register Organization Stack Organization
University of Gujrat Department of Computer Science
Central Processing Unit
CS170 Computer Organization and Architecture I
Computer Organization and ASSEMBLY LANGUAGE
Classification of instructions
Evolution of ISA’s ISA’s have changed over computer “generations”.
Introduction to Microprocessor Programming
Evolution of ISA’s ISA’s have changed over computer “generations”.
Evolution of ISA’s ISA’s have changed over computer “generations”.
CPU Structure CPU must:
Lecture 4: Instruction Set Design/Pipelining
Evolution of ISA’s ISA’s have changed over computer “generations”.
Presentation transcript:

Computer Science 516 Week 4 Lecture Notes

Addresses Related to C++ pointers Not consistently covered in CS575 Essential to Computer Architecture

Where Are We? Pierce College? Computer Science Building? Room 1502? Pierce College 6201 Winnetka Ave. Woodland Hills CA 91301?

Where Are We? How about: ,

Which Is Accurate? All of them......depending on the context in which they are used!

Variable Names Versus Addresses C++ Variables are like "Room 1502" Accurate location within the context of the program Storage addresses are like , Accurate regardless of context

C++ implementation Pointer * Dereference * Reference & Refer to CS575 text

Function Pointers Pointers usually reference variables Pointers may also reference a program Called Function Pointers Commonlyh used in operating systems

Addresses in Computer Architecture 16-bit storage locations 32-bit - 4,294,967,295 storage locations 64-bit quintillion

Computer Architecture: The VAX History – Introduced 1979 – Virtual Address eXtension for PDP-11 – Actually new architecture – In production through 2005 Many still in use

Key Points 16 Registers had special uses Processor Status Register four 1GB address regions P0, P1, S0, S1 Complex Instruction Set Computer (CISC)

Registers 12 - Argument Pointer 13 - Frame Pointer 14 - Stack Pointer 15 - Program Counter

VAX Characteristics Many, many addressing modes Highly Orthogonal – Each instruction usable in all addressing modes

Computer Architecture: RISC Problems With CISC – Complex to build – Complexity made some things slow – Complexity increased cost Hence...Reduced Instruction Set Computers

RISC History John Cocke - IBM Several Vendors in 1980s-1990s – Sun – MIPS – Apollo/HP – IBM RS-6000, Power – DEC Alpha

RISC Principles All instructions one word usually 32 bits All instructions take one cycle – In CISC, only simplest instructions finish in one cycle Few instruction formats More registers (usually 32) – Register 0 always zero, read-only Complexity moved to compiler

ARM Architecture Advanced RISC Machines – Major vendor to mobile, tablet arena – Originally 32-bit, later bit instructions, later 16-bit added Several different families Generally instructions Raspberry Pi

Addressing Modes How does an instruction specify what memory location holds the data to be used? Examples: – Direct – actual memory address carried as part of the instruction More prevalent in older, smaller designs – Indexed – adds a value in an index register to formulate the actual address – Indirect – Memory location has the address of the data rather than the actual data – Register – address is in a register – Register with displacement – instruction holds a value added to a register value to arrive at the actual data address – Program-counter relative addressing – instruction holds the offset (difference) from the current instruction address Common for jump/branch instructions

Examples Of Computer Architecture CDC simple accumulator architecture – Typical 1960s design – Used at CSUN – early 1970s – Typical CDC – both positive and negative zero - IBM System/360 - multiple register design – Introduced 1964 – 8-bit characters – Still in production 50 years later – “the mainframe”

CDC 3300

IBM System/360

Pep-8 Architecture Defined in course text Simulated architecture Similar to DEC PDP-8 See book for details