MILAN: Technical Overview October 2, 2002 Akos Ledeczi MILAN Workshop Institute for Software Integrated.

Slides:



Advertisements
Similar presentations
Embedded System, A Brief Introduction
Advertisements

D ARMSTADT, G ERMANY - 11/07/2013 A Framework for Effective Exploitation of Partial Reconfiguration in Dataflow Computing Riccardo Cattaneo ∗, Xinyu Niu†,
Hardware/ Software Partitioning 2011 年 12 月 09 日 Peter Marwedel TU Dortmund, Informatik 12 Germany Graphics: © Alexandra Nolte, Gesine Marwedel, 2003 These.
ECE-777 System Level Design and Automation Hardware/Software Co-design
ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.
The GDSE Framework A Meta-Tool for Automated Design Space Exploration Tripti Saxena Graduate Student Vanderbilt University 1.
Berlin, Germany – January 21st, 2013 A2B: A F RAMEWORK FOR F AST P ROTOTYPING OF R ECONFIGURABLE S YSTEMS Christian Pilato, R. Cattaneo, G. Durelli, A.A.
Composable Metamodeling Environment Akos Ledeczi Institute for Software Integrated Systems Vanderbilt University
Presented by: Thabet Kacem Spring Outline Contributions Introduction Proposed Approach Related Work Reconception of ADLs XTEAM Tool Chain Discussion.
MotoHawk Training Model-Based Design of Embedded Systems.
SSP Re-hosting System Development: CLBM Overview and Module Recognition SSP Team Department of ECE Stevens Institute of Technology Presented by Hongbing.
11 1 Hierarchical Coarse-grained Stream Compilation for Software Defined Radio Yuan Lin, Manjunath Kudlur, Scott Mahlke, Trevor Mudge Advanced Computer.
RTL Processor Synthesis for Architecture Exploration and Implementation Schliebusch, O. Chattopadhyay, A. Leupers, R. Ascheid, G. Meyr, H. Steinert, M.
Mahapatra-Texas A&M-Fall'001 cosynthesis Introduction to cosynthesis Rabi Mahapatra CPSC498.
1 Dr. Frederica Darema Senior Science and Technology Advisor NSF Future Parallel Computing Systems – what to remember from the past RAMP Workshop FCRC.
Scheduling with Optimized Communication for Time-Triggered Embedded Systems Slide 1 Scheduling with Optimized Communication for Time-Triggered Embedded.
Foundations of Hybrid and Embedded Software Systems UC Berkeley: Chess Vanderbilt University: ISIS University of Memphis: MSI NSF Model-Based Design DSML.
The Effect of Data-Reuse Transformations on Multimedia Applications for Different Processing Platforms N. Vassiliadis, A. Chormoviti, N. Kavvadias, S.
Using the Vanderbilt Generic Modeling Environment (GME) to Address SOA QoS Sumant Tambe Graduate Intern, Applied Research, Telcordia Technologies Inc.
Chess Review November 21, 2005 Berkeley, CA Edited and presented by Sensor Network Design Akos Ledeczi ISIS, Vanderbilt University.
Trend towards Embedded Multiprocessors Popular Examples –Network processors (Intel, Motorola, etc.) –Graphics (NVIDIA) –Gaming (IBM, Sony, and Toshiba)
Foundation and XACTstepTM Software
(1) Introduction © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.
© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.
MultiPARTES Towards Model-Driven Engineering for Mixed- Criticality Systems: MultiPARTES Approach A. Alonso, C. Jouvray, S. Trujillo, M.A. de Miguel, C.
1 Presenter: Ming-Shiun Yang Sah, A., Balakrishnan, M., Panda, P.R. Design, Automation & Test in Europe Conference & Exhibition, DATE ‘09. A Generic.
CS-2710 Computer Organization Dr. Mark L. Hornick web: faculty-web.msoe.edu/hornick – CS-2710 info syllabus, homework, labs… –
1 © FASTER Consortium Catalin Ciobanu Chalmers University of Technology Facilitating Analysis and Synthesis Technologies for Effective Reconfiguration.
Cluster Reliability Project ISIS Vanderbilt University.
1 LabVIEW DSP Test Integration Toolkit. 2 Agenda LabVIEW Fundamentals Integrating LabVIEW and Code Composer Studio TM (CCS) Example Use Case Additional.
RTAS MDES Workshop May Model-Based Integration of Reusable Component-Based Avionics Systems David Sharp Technical Fellow Phantom Works, Open System.
Software Pipelining for Stream Programs on Resource Constrained Multi-core Architectures IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEM 2012 Authors:
Xilinx Development Software Design Flow on Foundation M1.5
Automated Design of Custom Architecture Tulika Mitra
Institute for Software Integrated Systems Vanderbilt University Constraint-Based Embedded Program Composition Institute for Software Integrated Systems.
HW/SW PARTITIONING OF FLOATING POINT SOFTWARE APPLICATIONS TO FIXED - POINTED COPROCESSOR CIRCUITS - Nalini Kumar Gaurav Chitroda Komal Kasat.
1 H ardware D escription L anguages Modeling Digital Systems.
UDM An Infrastructure for Implementing Domain-Specific Modeling Languages Endre Magyari, Arpad Bakay, Andras Lang, Tamas Paka, Attila Vizhanyo, Aditya.
MILAN A Model Based Integrated simuLAtioN Framework for Designing Embedded Systems 27 January 2004 Akos Ledeczi Institute for Software Integrated Systems.
High Performance Embedded Computing © 2007 Elsevier Chapter 1, part 2: Embedded Computing High Performance Embedded Computing Wayne Wolf.
4.2.1 Programming Models Technology drivers – Node count, scale of parallelism within the node – Heterogeneity – Complex memory hierarchies – Failure rates.
Constraint-Based Embedded Program Composition IMPACT Rapid Construction of Efficient Embedded Systems. Multiple System Variants for Little Cost. Rapid,
1 Towards Optimal Custom Instruction Processors Wayne Luk Kubilay Atasu, Rob Dimond and Oskar Mencer Department of Computing Imperial College London HOT.
Hardware/Software Co-design Design of Hardware/Software Systems A Class Presentation for VLSI Course by : Akbar Sharifi Based on the work presented in.
A Methodology for Architecture Exploration of heterogeneous Signal Processing Systems Paul Lieverse, Pieter van der Wolf, Ed Deprettere, Kees Vissers.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
Slide title In CAPITALS 50 pt Slide subtitle 32 pt Model based development for the RUNES component middleware platform Gabor Batori
- 1 - EE898_HW/SW Partitioning Hardware/software partitioning  Functionality to be implemented in software or in hardware? No need to consider special.
C. André, J. Boucaron, A. Coadou, J. DeAntoni,
Model-Based Embedded Real- Time Software Development Dionisio de Niz and Raj Rajkumar Real-Time and Multimedia Sys Lab Carnegie Mellon University.
Institute for Software Integrated Systems Vanderbilt University DARPA ASC PI Meeting May 26-28, 1999 Adaptive Model-Integrated Computing Akos Ledeczi.
Shravana Kumar Musunuri, Jimmy Mathews Advisors: Dr. Joseph Picone Dr. David Gao Powertrain Design Tools Project The GENERIC MODELING ENVIRONMENT (GME)
Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.
MODUS Project FP7- SME – , Eclipse Conference Toulouse, May 6 th 2013 Page 1 MODUS Project FP Methodology and Supporting Toolset Advancing.
6. A PPLICATION MAPPING 6.3 HW/SW partitioning 6.4 Mapping to heterogeneous multi-processors 1 6. Application mapping (part 2)
Evaluating and Improving an OpenMP-based Circuit Design Tool Tim Beatty, Dr. Ken Kent, Dr. Eric Aubanel Faculty of Computer Science University of New Brunswick.
System-level power analysis and estimation September 20, 2006 Chong-Min Kyung.
An Integrated Design Environment to Evaluate Power/Performance Tradeoffs for Sensor Network Applications Amol Bakshi, Jingzhao Ou, and Viktor K. Prasanna.
1 Copyright  2001 Pao-Ann Hsiung SW HW Module Outline l Introduction l Unified HW/SW Representations l HW/SW Partitioning Techniques l Integrated HW/SW.
LaHave House Project 1 LaHave House Project Automated Architectural Design BML + ARC.
Digital Design Using VHDL and PLDs ECOM 4311 Digital System Design Chapter 1.
Institute for Software Integrated Systems Vanderbilt University Constraint-Based Embedded Program Composition PI: Ted Bapty Sandeep Neema, Jeff Gray Institute.
HIGH LEVEL SYNTHESIS WITH AREA CONSTRAINTS FOR FPGA DESIGNS: AN EVOLUTIONARY APPROACH Tesi di Laurea di: Christian Pilato Matr.n Relatore: Prof.
ISCUG Keynote May 2008 Acknowledgements to the TI-Nokia ESL forum (held Jan 2007) and to James Aldis, TI and OSCI TLM WG Chair 1 SystemC: Untapped Value.
Automated Software Generation and Hardware Coprocessor Synthesis for Data Adaptable Reconfigurable Systems Andrew Milakovich, Vijay Shankar Gopinath, Roman.
Programmable Hardware: Hardware or Software?
Andreas Hoffmann Andreas Ropers Tim Kogel Stefan Pees Prof
Gabor Madl Ph.D. Candidate, UC Irvine Advisor: Nikil Dutt
Introduction to cosynthesis Rabi Mahapatra CSCE617
Architectural-Level Synthesis
Presentation transcript:

MILAN: Technical Overview October 2, 2002 Akos Ledeczi MILAN Workshop Institute for Software Integrated Systems Vanderbilt University

MILAN Workshop, Nashville, October, 2002 Copyright © 2002 Vanderbilt University 2 Outline Brief overview Modeling methodology Integrated simulators/tools Design flow with MILAN The kind of feedback we’d like to get

MILAN Workshop, Nashville, October, 2002 Copyright © 2002 Vanderbilt University 3 MILAN Objectives MILAN is a model-based, extensible simulation framework. It will provide a unified environment capable of: – modeling a large class of embedded systems and applications – seamlessly integrating different widely-used simulators into a single framework – enabling rapid evaluation of different performance metrics such as power, latency, and throughput – facilitating simulation at multiple levels of granularity – rapid evaluation of a large design space

MILAN Workshop, Nashville, October, 2002 Copyright © 2002 Vanderbilt University 4 HOW? Model Integrated Computing Configurable modeling, analysis and program synthesis environment Rich, domain-specific modeling language Primarily graphical, hierarchical, multiple-aspect models Open, extensible tool environment with standard interfaces (XML, COM, UML, OCL) Mature toolset in everyday use in industry (GM, Sandia, Boeing, NASA, etc.)  Generic Modeling Environment (GME 2000)

MILAN Workshop, Nashville, October, 2002 Copyright © 2002 Vanderbilt University 5 The MILAN Architecture Model interpreter feeding-back results Model interpreter driving simulators/tools System Generation and Synthesis Tools GME 2000 Resource Models Application Models Constraints Mapping Models i i Target System i Functional Simulators High-level Performance Estimators Cycle- Accurate Performance Simulators Design Space Exploration Tools Functional Simulators High-level Power Estimators Cycle- Accurate Power Simulators Design Space Exploration Tools ii i DESERT Matlab SystemC ActiveHDL HiPerE SimpleScalar PowerAnalyzer Armulator CodeComposer MILAN v0.9

MILAN Workshop, Nashville, October, 2002 Copyright © 2002 Vanderbilt University 6 (Much) Simplified Operation Code Generator Dataflow Kernel App- Specific Libraries App- Specific Libraries App- Specific Libraries App- Specific Libraries App- Specific Libraries DSP Libraries Glue Code Compiler/ Linker Exe Dataflow Graph Application Code MILAN Modeling MILAN Model Interpretation Not shown: Design space modeling and exploration Requirement modeling Resource modeling Support for several simulators Support for configurable hardware Multi-granular simulation support Auto-feedback from simulators etc.

MILAN Workshop, Nashville, October, 2002 Copyright © 2002 Vanderbilt University 7 Application Models Dataflow Mixed synchronous and asynchronous Strongly typed Supports parametric models Explicit alternatives Supports components with functionality implemented in hardware (targets SystemC and VHDL) Modeling support for multi-granular simulation

MILAN Workshop, Nashville, October, 2002 Copyright © 2002 Vanderbilt University 8 Resource Models Supports a large class of building-blocks (computing cores, memories, interconnects, etc.) Resources can be modeled at varying granularities Single modeling paradigm for several heterogeneous architectures The parameters captured by the model represent: –Capabilities and flexibilities provided by the architecture –Options that can be exploited for power and time optimization –Input needed by the integrated simulators

MILAN Workshop, Nashville, October, 2002 Copyright © 2002 Vanderbilt University 9 Other Models Constraints: –Capture requirements (performance, power, cost, etc.), resource constraints, etc. –OCL-based representation –Act as “knobs”: can be placed anywhere in the hierarchy can be easily adjusted for experimentation drive design space exploration Mapping: –Application models contain references to one or more hw resources (or relation) –Contain performance, power, etc. attributes

MILAN Workshop, Nashville, October, 2002 Copyright © 2002 Vanderbilt University 10 XML Design Space Rep. Design Space Exploration App Space Constraints Binary Encoding OBDD Representation OBDD Representation Symbolic Design Space Pruned Design Space Symbolic Constraint Satisfaction Re-encoding/Iterative Pruning Symbolic Design Space Representation Parsing/ Composing Symbolic Constraint Representation HW Space Binary Encoding OBDD Representation X M L I/F X M L I/F DEsign Space ExploRation Tool MILAN/GME Generic, domain-independent, constraint-based design space exploration tool, leveraging DARPA ACS technology Tool interfaces specified and synthesized from meta-models, leveraging DARPA MoBIES technology for facilitating tool integration Extensions planned to enable representation of alternatives in the resource space Results will be leveraged by DARPA PCA and MoBIES programs i

MILAN Workshop, Nashville, October, 2002 Copyright © 2002 Vanderbilt University 11 High-level Performance Estimator Objectives –Integrate component specific models –rapid system-wide power and performance evaluation –based on parallelism, operation-states, data transfer cost –estimated value within an error range of ±10% Input/Output High Level Performance Estimator OUTPUT Power Consumption Execution Time Operation States Trace INPUT Mapping Schedule Component Specific Performance Values Architecture Description Model Information

MILAN Workshop, Nashville, October, 2002 Copyright © 2002 Vanderbilt University 12 Design Space Exploration 10 k k = 1..3 Design Space 1 n >> 1 10 n Design Space Resource Application Constraints DESERT Human-in-the-loop feedback HiPerE Iterator

MILAN Workshop, Nashville, October, 2002 Copyright © 2002 Vanderbilt University 13 Simulators Functional: Matlab, SystemC and VHDL High-level: HiperE Cycle accurate: SimpleScalar, SimplePower, PowerAnalyzer, Armulator, Code Composer: –Use C code generated from app models –Use configuration files generated from resource models

MILAN Workshop, Nashville, October, 2002 Copyright © 2002 Vanderbilt University 14 Design Flow with MILAN Resource Application Constraints DESERT Looping HiPerE Matlab SystemC ActiveHDL PowerAnalyze SimpleScalar Armulator HiPerE System Generation and Synthesis Tools Target System Automated Process Human-in-the-loop Process Mixed Process

MILAN Workshop, Nashville, October, 2002 Copyright © 2002 Vanderbilt University 15 Feedback What additional processors, hardware architectures should MILAN support? What additional simulators should MILAN support? What additional runtime kernels should MILAN support? Are there any other problems or issues you want to raise? Are there any other remarks or observations you want to make?