1 IWLS 2003 Faults and Uncertainty – Do we need a Totally New Approach? Lou Scheffer.

Slides:



Advertisements
Similar presentations
Giuseppe De Robertis - INFN Sez. di Bari 1 SEU – SET test structures.
Advertisements

FPGA (Field Programmable Gate Array)
Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.
CMSC 611: Advanced Computer Architecture
ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.
Cadence Design Systems, Inc. Why Interconnect Prediction Doesn’t Work.
10/14/2005Caltech1 Reliable State Machines Dr. Gary R Burke California Institute of Technology Jet Propulsion Laboratory.
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES Logic Simulation.
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
EECE579: Digital Design Flows
JET Algorithm Attila Hidvégi. Overview FIO scan in crate environment JET Algorithm –Hardware tests (on JEM 0.2) –Results and problems –Ongoing work on.
Copyright 2001, Agrawal & BushnellDay-1 PM Lecture 4a1 Design for Testability Theory and Practice Lecture 4a: Simulation n What is simulation? n Design.
1 Sources of Component Failures On-Die Temperature variations SEU - soft errors Parametric variations Random Defects random defects parametric variations.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
Hypercomputing With the CORDIC Algorithm
Embedded Systems Laboratory Informatics Institute Federal University of Rio Grande do Sul Porto Alegre – RS – Brazil SRC TechCon 2005 Portland, Oregon,
Logic Design Outline –Logic Design –Schematic Capture –Logic Simulation –Logic Synthesis –Technology Mapping –Logic Verification Goal –Understand logic.
1 Advanced Digital Design Asynchronous Design: Research Concept by A. Steininger and M. Delvai Vienna University of Technology.
FPGA Defect Tolerance: Impact of Granularity Anthony YuGuy Lemieux December 14, 2005.
1 Application Specific Integrated Circuits. 2 What is an ASIC? An application-specific integrated circuit (ASIC) is an integrated circuit (IC) customized.
EE694v-Verification-Lect5-1- Lecture 5 - Verification Tools Automation improves the efficiency and reliability of the verification process Some tools,
CS 151 Digital Systems Design Lecture 38 Programmable Logic.
From Concept to Silicon How an idea becomes a part of a new chip at ATI Richard Huddy ATI Research.
Digital Circuit Implementation. Wafers and Chips  Integrated circuit (IC) chips are manufactured on silicon wafers  Transistors are placed on the wafers.
P51UST: Unix and Software Tools Unix and Software Tools (P51UST) Compilers, Interpreters and Debuggers Ruibin Bai (Room AB326) Division of Computer Science.
ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.
Design Verification An Overview. Powerful HDL Verification Solutions for the Industry’s Highest Density Devices  What is driving the FPGA Verification.
Modern VLSI Design 4e: Chapter 8 Copyright  2008 Wayne Wolf Topics Testability and architecture. Design methodologies. Multiprocessor system-on-chip.
FPGA-Based System Design: Chapter 6 Copyright  2004 Prentice Hall PTR Topics n Design methodologies.
Lecture 2 1 ECE 412: Microcomputer Laboratory Lecture 2: Design Methodologies.
J. Christiansen, CERN - EP/MIC
CSE403 Software Engineering Autumn 2001 More Testing Gary Kimura Lecture #10 October 22, 2001.
2/2/2009 Marina Artuso LHCb Electronics Upgrade Meeting1 Front-end FPGAs in the LHCb upgrade The issues What is known Work plan.
Introduction to Reconfigurable Computing Greg Stitt ECE Department University of Florida.
Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.
Using Software Rules To Enhance FPGA Reliability Chandru Mirchandani Lockheed-Martin September 7-9, 2005 P226-W/MAPLD2005 MIRCHANDANI 1.
Topics Design methodologies. Kitchen timer example.
EE3A1 Computer Hardware and Digital Design
25 April 2000 SEESCOASEESCOA STWW - Programma Evaluation of on-chip debugging techniques Deliverable D5.1 Michiel Ronsse.
1 Note on Testing for Hardware Components. 2 Steps in successful hardware design (basic “process”): 1.Understand the requirements (“product’) 2.Write.
Hrushikesh Chavan Younggyun Cho Structural Fault Tolerance for SOC.
A Design Flow for Optimal Circuit Design Using Resource and Timing Estimation Farnaz Gharibian and Kenneth B. Kent {f.gharibian, unb.ca Faculty.
Silicon Programming--Testing1 Completing a successful project (introduction) Design for testability.
Chapter 11 System-Level Verification Issues. The Importance of Verification Verifying at the system level is the last opportunity to find errors before.
September 1999Compaq Computer CorporationSlide 1 of 16 Verification of cache-coherence protocols with TLA+ Homayoon Akhiani, Damien Doligez, Paul Harter,
ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.
CISC. What is it?  CISC - Complex Instruction Set Computer  CISC is a design philosophy that:  1) uses microcode instruction sets  2) uses larger.
V-Shaped Software Development Life Cycle Model. Introduction: Variation of water fall model. Same sequence structure as water fall model. Strong emphasis.
NON STANDARD HARDWARE By the end of this lesson you will be able to: 1. Identify non standard computer hardware 2. Understand ACRONYMS used to describe.
EECE 320 L8: Combinational Logic design Principles 1Chehab, AUB, 2003 EECE 320 Digital Systems Design Lecture 8: Combinational Logic Design Principles.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 61 Lecture 6 Logic Simulation n What is simulation? n Design verification n Circuit modeling n True-value.
Benefits of a Virtual SIL
ASIC Design Methodology
14 Compilers, Interpreters and Debuggers
ELEC 7770 Advanced VLSI Design Spring 2016 Introduction
VLSI Testing Lecture 5: Logic Simulation
VLSI Testing Lecture 5: Logic Simulation
Vishwani D. Agrawal Department of ECE, Auburn University
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
ELEC 7770 Advanced VLSI Design Spring 2014 Introduction
ELEC 7770 Advanced VLSI Design Spring 2012 Introduction
ELEC 7770 Advanced VLSI Design Spring 2010 Introduction
Introduction to Fault Tolerance
Design of a ‘Single Event Effect’ Mitigation Technique for Reconfigurable Architectures SAJID BALOCH Prof. Dr. T. Arslan1,2 Dr.Adrian Stoica3.
332:437 Lecture 3 Hardware Design Methodology and Advanced Logic Design Hardware design.
HIGH LEVEL SYNTHESIS.
Hardware Assisted Fault Tolerance Using Reconfigurable Logic
H a r d w a r e M o d e l i n g O v e r v i e w
Software Development Techniques
Presentation transcript:

1 IWLS 2003 Faults and Uncertainty – Do we need a Totally New Approach? Lou Scheffer

2 IWLS 2003 Many causes of faults and uncertainty The obvious DSM physics, plus Is the spec solid and what the market wants? Did I implement it correctly (bugs)? Manufacturing uncertainty ‑ How much will this chip cost? ‑ How many mask iterations to an acceptable chip? ‑ What’s my yield? Even if works, will the completed chip be reliable?

3 IWLS 2003 What’s the cause of this uncertainty? Time to Market Concerns ‑ Specs/needs open to change ‣ (DVD-RW, DVD+RW, DVD-R, etc.) ‑ Logic verification not as complete as desired Physics of DSM devices and manufacturing ‑ Every gate is slightly different (environment and mfg) ‑ Some gates may not work at all (yield) ‑ Some gate may work, but slowly (delay faults) ‑ Some gates may fail occasionally (SEU – Single Event Upset)

4 IWLS 2003 What can synthesis/logic do about spec uncertainty? Allow for uncertain logic (specs and bugs) ‑ FPGAs for functions likely to change ‑ Easy switch (with cost estimation) from hardware to FPGA to software and back Plan for minimal mask ECOs ‑ Why? Some estimates are $10M/mask set at 50 nm ‑ Requires a specialized incremental re-synthesis ‑ Also requires physical tool changes - Filler cells with transistors, specialized router options, etc. ‑ This is a subset of the general “DSM Masks are expensive” problem

5 IWLS 2003 What can synthesis/logic do about process variability? Adopt statistical timing ‑ Accurately account for uncertainty ‑ Reduce un-necessary pessimism ‑ Estimate yield effects of timing ‑ Unlikely (in my opinion) to result in substantially different logic implementations Asynchronous design ‑ Very hard for a number of reasons, including designer’s mental models ‑ Would require huge synthesis changes if accepted

6 IWLS 2003 What can synthesis/logic do about variability? Determine actual performance at manufacturing ‑ Non-trivial since each gate/path may vary in timing ‑ Only possible for some errors – hold errors spell doom, but setup errors just yield slower parts ‑ Built in self test that can run at speed ‑ Scan logic that can test for delay faults May need modifications to test/scan insertion ‑ Treat these as first-class paths

7 IWLS 2003 What can synthesis/logic do about faults? Reconfiguration/repair at manufacturing ‑ Laser or fuse reconfiguration (only memories now) ‑ Self test reconfiguration at power-up Synthesis could help support this ‑ Designer indicates which units need redundancy ‑ Synthesis tool does the legwork/bookkeeping

8 IWLS 2003 What can synthesis/logic do about faults? Transient error handling (Single Event Upset) ‑ Considerable experience in aerospace Synthesis could do a lot here, if needed ‑ Triplicated state elements ‑ Error correcting codes (now used for memories, can be extended to logic) ‑ Algorithm based fault tolerance (for high level primitives) ‑ Check and restart pipeline (mostly CPUs)

9 IWLS 2003 So, do we need a totally new approach? In the short term, no ‑ FPGA synthesis ‑ Minimalist masks and ECOs ‑ Reconfiguration at manufacturing/startup time ‑ At speed on-chip testing ‑ SEU handling ‑ Statistical timing All are more or less incremental improvements

10 IWLS 2003 Do we need a totally new approach? In the long term, answer is still no Limit to reducing uncertainty is the spec ‑ And the limit to this is human understanding This is exactly the programming problem Programming languages are the best known way to specify the intended behavior of large systems So until we find a way to do programming better, synthesis tools will look more or less like compilers, as they do today