Digital Integrated Circuit Design Laboratory Department of Computer Science and Information EngineeringNational Cheng Kung University LAB - 03 陳培殷 國立成功大學.

Slides:



Advertisements
Similar presentations
CT455: Computer Organization Logic gate
Advertisements

Combinational Circuits CS370 – Spring BCD to 7 Segment Display Controller Understanding the problem: input is a 4 bit bcd digit output is the control.
1 Combinational Logic Design&Analysis. 2 Introduction We have learned all the prerequisite material: – Truth tables and Boolean expressions describe functions.
ECE 2372 Modern Digital System Design
ECE 2373 Modern Digital System Design Exam 2. ECE 2372 Exam 2 Thursday March 5 You may use two 8 ½” x 11” pages of information, front and back, write.
張 燕 光 資訊工程學系 Dept. of Computer Science & Information Engineering,
ENGIN112 L13: Combinational Design Procedure October 1, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 13 Combinational Design Procedure.
DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 1 OF 3) COMPARATORS CODE CONVERTERS.
CS 151 Digital Systems Design Lecture 13 Combinational Design Procedure.
ECE 331 – Digital System Design Logic Circuit Design (Lecture #7)
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Fundamental of Digital Logic (1)
Combinational circuits
Speaker: Fuw-Yi Yang 楊伏夷 伏夷非征番, 道德經 察政章(Chapter 58) 伏者潛藏也
Combinational Logic Design
Arithmetic Operations and Circuits Lecture 5. Binary Arithmetic let’s look at the procedures for performing the four basic arithmetic functions: addition,
1 EENG 2710 Project Synchronous Counters. 2 Counters Counter: A Sequential Circuit that counts pulses. Used for Event Counting, Frequency Division, Timing,
Number Systems and Codes In PLC
Boolean Algebra and Logic Simplification
Digital Logic Lecture 08 By Amr Al-Awamry. Combinational Logic 1 A combinational circuit consists of an interconnection of logic gates. Combinational.
ITEC 352 Lecture 5 Low level components(3). Low level components Review Multiplexers Demultiplexer Minterm/Maxterm Karnaugh Map.
Experiment 2 Questions 1. There are two methods that can be used to generate a complement function using a 2-input NAND gate. Draw a diagram detailing.
Adders and Multipliers Review. ARITHMETIC CIRCUITS Is a combinational circuit that performs arithmetic operations, e.g. –Addition –Subtraction –Multiplication.
Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
Chapter 5 Memory and Programmable Logic 5.1. Introduction 5.2. Random Access Memory 5.3. Memory Encoding 5.4. Read Only Memory 5.5. Programmable Logic.
A little bit of exercise.. ;). Exercise Given to you are some binary to decimal examples : Given to you are some binary to decimal examples : Tens Units.
EEL-3705 TPS QUIZZES. Quiz 2-1 Use a Venn Diagram to show.
Lab 3 : Multiplier Overview.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
1 Combinational Logic Design Digital Computer Logic Kashif Bashir
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dept. of Electrical and Computer Engineering.
Figure 4–1 Application of commutative law of addition. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education, Inc. Upper Saddle.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
Digital Integrated Circuit Design Laboratory Department of Computer Science and Information EngineeringNational Cheng Kung University 陳培殷 國立成功大學 資訊工程系.
第 6 章 Standard Boolean Expression Formats
Sneha.  A combinational circuit that performs the addition of two bits is called a half adder.  It has two inputs.  It has two outputs.
Department of Computer Engineering. 2 Engr Ahmad Bilal M IN AND MAX Term Khabi Gharoor Nahi Kiya.
Digital Integrated Circuit Design Laboratory Department of Computer Science and Information EngineeringNational Cheng Kung University LAB - 02 陳培殷 國立成功大學.
Digital Integrated Circuit Design Laboratory Department of Computer Science and Information Engineering National Cheng Kung University Experiment on digital.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
1 CPLD 簡介 2011/01/16 v1.0 By Johnson Chang. 2 What is CPLD Complex Programmable Logic Device Complex Programmable Logic Device Your own ASIC ( Application.
ENG241/ Lab #11 ENG2410 Digital Design LAB #1 Introduction Combinational Logic Design.
EE3A1 Computer Hardware and Digital Design Worked Examples 3 Test and testability (1)
ECEN 248 Lab 2: Logic Minimization and Karnaugh Maps
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
Designing Combinational Logic Circuits
CS 151: Digital Design Chapter 4: Arithmetic Functions and Circuits
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Binary Numbers For digital systems, the.
CEC 220 Digital Circuit Design NAND/NOR Multi-Level Circuits
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
CEC 220 Digital Circuit Design More Karnaugh Maps Monday, February 02 CEC 220 Digital Circuit Design Slide 1 of 11.
Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.
1 CSE370, Lecture 7 Lecture 9 u Logistics n HW3 posted, due on Friday n Lab3 this week u Last lecture n Verilog u Last last lecture n K-maps examples n.
Dr.Ahmed Bayoumi Dr.Shady Elmashad
Dr. Clincy Professor of CS
EKT 124 / 3 DIGITAL ELEKTRONIC 1
EI205 Lecture 5 Dianguang Ma Fall 2008.
LAB #1 Introduction Combinational Logic Design
XOR, XNOR, and Binary Adders
XOR, XNOR, & Binary Adders
Instructor: Alexander Stoytchev
Logic Gates.
Lecture 9 Logistics Last lecture Last last lecture Today
DIGITAL ELECTRONICS B.SC FY
Instructor: Alexander Stoytchev
XOR, XNOR, and Binary Adders
Logic Design LAB 7 授課老師:伍紹勳 課程助教:邱麟凱、江長庭.
XOR, XNOR, and Binary Adders
ACOE101: Freshman Computer Engineering Fall 2018
Presentation transcript:

Digital Integrated Circuit Design Laboratory Department of Computer Science and Information EngineeringNational Cheng Kung University LAB - 03 陳培殷 國立成功大學 資訊工程系

Outline ■ Video preview for 全及項 + 電路化簡 ■ Lab I--Constant Multiplier ■ Lab II--Comparator

There is a 2-bit input X (represented as X1 and X0). A constant multiplier is designed to multiply the input by 3. Finally, show the result with decimal format (0, 1, 2, …..,9) on Digital Display in the breadboard. Hint-1: The output digital number is 0, 3, 6 or 9, respectively, for four different inputs (0, 1, 2, 3). Lab I -- Constant Multiplier (1/3) MSB

Lab I -- Constant Multiplier (2/3) DCBA DIGITAL DISPLAY Hint-2: Function of the Digital Display in the breadboard is as follows.

Lab I -- Constant Multiplier(3/3) Please (a) draw the truth table of the constant multiplier where two input bits are X1 and X0, and four output bits are A, B, C and D, respectively. (b) simplify the circuit with K-map (SOP format) and draw the simplified circuit diagram of the constant multiplier. (c) implement the circuit on the breadboard.

Components needed for LAB I NamesAmount Solerless Breadboard×1 74LS04×1 74LS08×1 74LS32×1

Notice for LAB I Input Output X0 X1

There are a 3-bit input X (represented as X2, X1 and X0) and two 1-bit outputs A and B. The comparator is designed to let output A be 1 if X>3 and output B be 1 if X>4. The function of the comparator is described as follows. Lab II – Comparator(1/2) MSB LSB

Lab II-- Comparator(2/2) Please (a) draw the truth table of the comparator where three input bits are X2, X1 and X0, and two output bits are A and B, respectively. (b) simplify the circuit with K-map and draw the simplified SOP-format circuit diagram of the constant multiplier. Finally, implement the circuit on the breadboard. (c) repeat (b) by using the POS format.

Components needed for LAB II NamesAmount Solerless Breadboard×1 74LS08×1 74LS32×1

Input Output Notice for LAB II X0 X1 X2 A B

74LS04

74LS08

74LS32