Paper Reading - A New Approach to Pipeline FFT Processor Presenter:Chia-Hsin Chen, Yen-Chi Lee Mentor:Chenjo Instructor:Andy Wu.

Slides:



Advertisements
Similar presentations
DFT & FFT Computation.
Advertisements

David Hansen and James Michelussi
Cost-Effective Pipeline FFT/IFFT VLSI Architecture for DVB-H System Present by: Yuan-Chu Yu Chin-Teng Lin and Yuan-Chu Yu Department of Electrical and.
Digital Kommunikationselektronik TNE027 Lecture 5 1 Fourier Transforms Discrete Fourier Transform (DFT) Algorithms Fast Fourier Transform (FFT) Algorithms.
DFT and FFT FFT is an algorithm to convert a time domain signal to DFT efficiently. FFT is not unique. Many algorithms are available. Each algorithm has.
LECTURE Copyright  1998, Texas Instruments Incorporated All Rights Reserved Use of Frequency Domain Telecommunication Channel |A| f fcfc Frequency.
1 Final project Speaker: Team 5 電機三 黃柏森 趙敏安 Mentor : 陳圓覺 Adviser: Prof. An-Yeu Wu Date: 2007/1/22.
VLSI Communication SystemsRecap VLSI Communication Systems RECAP.
ELEC692 VLSI Signal Processing Architecture Lecture 9 VLSI Architecture for Discrete Cosine Transform.
Lecture #17 INTRODUCTION TO THE FAST FOURIER TRANSFORM ALGORITHM Department of Electrical and Computer Engineering Carnegie Mellon University Pittsburgh,
Introduction to Fast Fourier Transform (FFT) Algorithms R.C. Maher ECEN4002/5002 DSP Laboratory Spring 2003.
Fast Fourier Transform. Agenda Historical Introduction CFT and DFT Derivation of FFT Implementation.
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
S. Mandayam/ ECOMMS/ECE Dept./Rowan University Electrical Communications Systems ECE Spring 2007 Shreekanth Mandayam ECE Department Rowan University.
S. Mandayam/ ECOMMS/ECE Dept./Rowan University Electrical Communications Systems Spring 2005 Shreekanth Mandayam ECE Department Rowan University.
Low power and cost effective VLSI design for an MP3 audio decoder using an optimized synthesis- subband approach T.-H. Tsai and Y.-C. Yang Department of.
Presenter: Hong Wen-Chih 2015/8/11. Outline Introduction Definition of fractional fourier transform Linear canonical transform Implementation of FRFT/LCT.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU A New Algorithm to Compute the Discrete Cosine Transform VLSI Signal Processing 台灣大學電機系.
Fast Fourier Transforms
Discrete-Time and System (A Review)
Numerical Analysis – Digital Signal Processing Hanyang University Jong-Il Park.
Under-Graduate Project Mid-Term Paper Reading Presentation Adviser: Prof. An-Yeu Wu Mentor: 詹承洲 第二組 溫仁揚 溫昌懌.
Department of Computer Systems Engineering, N-W.F.P. University of Engineering & Technology. DSP Presentation Computing Multiplication & division using.
FFT USING OPEN-MP Done by: HUSSEIN SALIM QASIM & Tiba Zaki Abdulhameed
Fast Memory Addressing Scheme for Radix-4 FFT Implementation Presented by Cheng-Chien Wu, Master Student of CSIE,CCU 1 Author: Xin Xiao, Erdal Oruklu and.
Radix-2 2 Based Low Power Reconfigurable FFT Processor Presented by Cheng-Chien Wu, Master Student of CSIE,CCU 1 Author: Gin-Der Wu and Yi-Ming Liu Department.
Area: VLSI Signal Processing.
Digital Signal Processing Chapter 3 Discrete transforms.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU CORDIC (Coordinate rotation digital computer) Ref: Y. H. Hu, “CORDIC based VLSI architecture.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Under-Graduate Project Case Study: Single-path Delay Feedback FFT Speaker: Yu-Min.
CORDIC-Based Processor
Reconfigurable FFT architecture
Speaker: Darcy Tsai Advisor: Prof. An-Yeu Wu Date: 2013/10/31
Professor A G Constantinides 1 Discrete Fourier Transforms Consider finite duration signal Its z-tranform is Evaluate at points on z-plane as We can evaluate.
Fast Fourier Transforms. 2 Discrete Fourier Transform The DFT pair was given as Baseline for computational complexity: –Each DFT coefficient requires.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU CORDIC (COordinate Rotation DIgital Computer) For Advanced VLSI and VLSI Signal Processing.
FFT VLSI Implementation
EC1358 – DIGITAL SIGNAL PROCESSING
 presented by- ARPIT GARG ISHU MISHRA KAJAL SINGHAL B.TECH(ECE) 3RD YEAR.
EE345S Real-Time Digital Signal Processing Lab Fall 2006 Lecture 17 Fast Fourier Transform Prof. Brian L. Evans Dept. of Electrical and Computer Engineering.
بسم الله الرحمن الرحيم Digital Signal Processing Lecture 14 FFT-Radix-2 Decimation in Frequency And Radix -4 Algorithm University of Khartoum Department.
Low Power Design for a 64 point FFT Processor
Chapter 9. Computation of Discrete Fourier Transform 9.1 Introduction 9.2 Decimation-in-Time Factorization 9.3 Decimation-in-Frequency Factorization 9.4.
CORDIC (Coordinate rotation digital computer)
CORDIC Based 64-Point Radix-2 FFT Processor
Discrete Fourier Transform
1 Paper reading A New Approach to FFT Processor Speaker: 吳紋浩 第六組 洪聖揚 吳紋浩 Adviser: Prof. Andy Wu Mentor: 陳圓覺.
The content of lecture This lecture will cover: Fourier Transform
CORDIC (Coordinate rotation digital computer)
DIGITAL SIGNAL PROCESSING ELECTRONICS
Fast Fourier Transforms Dr. Vinu Thomas
Fast Fourier Transform
FAST FOURIER TRANSFORM ALGORITHMS
Real-time double buffer For hard real-time
A New Approach to Pipeline FFT Processor
Discrete Cosine Transform (DCT)
Real-time 1-input 1-output DSP systems
4.1 DFT In practice the Fourier components of data are obtained by digital computation rather than by analog processing. The analog values have to be.
Chapter 9 Computation of the Discrete Fourier Transform
C Model Sim (Fixed-Point) -A New Approach to Pipeline FFT Processor
A Parallel Fast Fourier Transform for Millimeter-wave Applications
Speaker: Yumin Adviser: Prof. An-Yeu Wu Date: 2013/10/24
FFT VLSI Implementation
95-1 Under-Graduate Project Paper Reading Presentation
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
Fast Fourier Transform (FFT) Algorithms
Speaker: Chris Chen Advisor: Prof. An-Yeu Wu Date: 2014/10/28
Fast Fourier Transform
Electrical Communications Systems ECE
Presentation transcript:

Paper Reading - A New Approach to Pipeline FFT Processor Presenter:Chia-Hsin Chen, Yen-Chi Lee Mentor:Chenjo Instructor:Andy Wu

Owen, Lee2 Outline What’s FFT FFT on Hardware Comparison C/C++ Sim Further Study Reference

Owen, Lee3 What’s DFT The Fourier transform of discrete-time signals continuous function Sample X(ω) at equal spaced frequencies discrete function this is called the discrete Fourier transform (DFT) of x(n)

Owen, Lee4 What’s FFT An efficient algorithm computes DFT Twiddle Factor:

Owen, Lee5 What’s FFT (cont.) Direct computation N 2 multiplication N(N – 1) addition FFT Symmetry: Periodicity:

Owen, Lee6 Divide-and-Conquer Simple divide case: N = LM (for N points) n=l+mL, k=Mp+q Apply 2-dimensional index map where

Owen, Lee7 Two Dimensional Sequence l \ m012…M-1 0x(0)x(1)x(2)…x(M-1) 1x(M)x(M+1)x(M+2)…x(2M-1) 2x(2M)x(2M+1)x(2M+2)…x(3M-1) :::::: L-1x((L-1)M)x((L-1)M+1)……x(LM-1)

Owen, Lee8 Comparison Computations decrease Total computations Complex multiplications Complex additions Before divisionN2N2 N(N-1) After divisionN(M+L+1)N(M+L-2)

Owen, Lee9 Radix Let N=r 1 r 2 r 3 …r v For special case N=r v r is called the radix r = 2

Owen, Lee10 Radix-2 Butterfly DIT DIF

Owen, Lee11 Review of FFT approach A divide and conquer approach Radix-2 Multi-path Delay Commutator Radix-2 Single-path Delay Feedback Radix-4 Single-path Delay Feedback

Owen, Lee12 Review (cont.) Radix-4 Multi-path Delay Commutator Radix-4 Single-path Delay Commutator

Owen, Lee13 Radix-2 2 DIF Algorithm Proposed by S. He and M. Torkelson Applying a 3-dimensional linear index map

Owen, Lee14 Radix-2 2 DIF Algorithm (cont.)

Owen, Lee15 Radix-2 2 DIF Algorithm (cont.)

Owen, Lee16 Butterfly with Decomposed Twiddle Factors

Owen, Lee17 Relation Between Radix-4 & Radix-2 2 Combined Radix-4 with Radix-2

Owen, Lee18 R2 2 SDF Pipeline FFT Example: N=256

Owen, Lee19 Comparison Multiplier#Adder# Memory size Control R2MDC2(log 4 N – 1)4log 4 N3N/2 - 2Simple R2SDF2(log 4 N – 1)4log 4 NN – 1Simple R4SDFlog 4 N – 18log 4 NN – 1Medium R4MDC3(log 4 N – 1)8log 4 N5N/2 – 4Simple R4SDClog 4 N – 13log 4 N2N – 2Complex R2 2 SDFlog 4 N – 14log 4 NN – 1Simple

Owen, Lee20 C/C++ Simulation Complex class BF2i 、 BF2ii DelayReg ComputeW DFT FFT4->FFT16->FFT64->FFT256->FFTn

Owen, Lee21 C/C++ Sim (cont.)

Owen, Lee22 Further Study R2 3 SDF Proposed by S. He and M. Torkelson

Owen, Lee23 Further Study (cont.) R2 4 SDF Proposed by J. OH and M. LIM

Owen, Lee24 CORDIC COordinate Rotation DIgital Computer An iterative arithmetic algorithm introduced by Volder in 1956 Can handle many elementary functions, such as trigonometric, exponential, and logarithm with only shift-and-add arithmetic

Owen, Lee25 References S. He and M. Torkelson. “A new approach to pipeline FFT processor.” IEEE Proceedings of IPPS ’96. S. He and M. Torkelson. “Designing Pipeline FFT Processor for OFDM (de)Modulation.” ISSSE, pp , Sept J. Y. Oh and M. S. Lim. “New Radix-2 to the 4th Power Pipeline FFT Processor.” IEICE Trans. Electron., Vol.E88-C, No.8 Aug E. E. Swartzlander, W. K. W. Young, and S. J. Joseph. “A radix 4 delay commutator for fast Fourier transform processor implementation.” IEEE J. Solid-State Circuits, SC- 19(5): , Oct C. D. Thompson. “Fourier transform in VLSI.” IEEE Trans. Comput., C-32(11): , Nov Y. Jung, Y. Tak, J. Kim, J. Park, D. Kim, and H. Park. “Efficient FFT Algorithm for OFDM Modulation.” Proceedings of IEEE Region 10 International Conference on Electrical and Electronic Technology. Vol.2 pp , A. M. Despain. “Very Fast Fourier Transform Algorithms Hardware for Implementation.” IEEE Trans. on Computers, Vol. c-28, No. 5, May 1979 A. –Y. Wu. “CORDIC.” Slides of Advanced VLSI Y. H. Hu. “CORDIC-based VLSI architectures for digital signal processing.” IEEE Signal Processing Magazine. Pp July 1992 J. G. Proakis. D. G. Manolakis. “Digital signal processing” 3rd edition, Prentice Hall

Owen, Lee26 Thanks for Your Attention Q & A ?