Team Members: Brian Medema - Project Manager Steve Anderson Dan Haapala Derrick Kunze Greg Shaffer Communication Card for In-Vehicle Networks Communication.

Slides:



Advertisements
Similar presentations
FatMax Licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 2.5 LicenseCreative Commons Attribution-NonCommercial-ShareAlike 2.5.
Advertisements

Motherboard Components Used for Communication Among Devices
ZIGBEE NOTICE BOARD Presented By: Yash Shah (D.J.S.C.O.E.) Zarna Parekh (D.J.S.C.O.E.) Hansal Shah (D.J.S.C.O.E.) Guided by : Prof.Ninad Mehendale.
PH4705 ET4305 Interface Standards A number of standard digital data interfaces are used in measurement systems to connect instruments and computers for.
MotoHawk Training CAN Controller Area Network.
What is the CAN Bus ? A two wire electronic communication data bus between ‘processors’ – i.e. computer computer controllers Developed by Robert Bosch.
LSV2 Autonomous Chargers Design Team: (from the left) Branden Carpenter Wayne Romine Jon Stoker Dr. Hess (Advisor) Maggie Richardson.
Data Protection Card Submit: Assaf Matia Technion Guide: Eran Segev Rafael Guide: Henri Delmar Winter & Spring 2004.
© ABB Group Jun-15 Evaluation of Real-Time Operating Systems for Xilinx MicroBlaze CPU Anders Rönnholm.
Super Fast Camera System Performed by: Tokman Niv Levenbroun Guy Supervised by: Leonid Boudniak.
An 8051 Based Web Server Project by Mason Kidd Advised by Dr. Schertz.
Design and Development of High Performance PC Based Logic Analyzer MSc Project by Rab Nawaz Advisor: Dr. Shahid Masud.
Design and Implementation of a Virtual Reality Glove Device Final presentation – winter 2001/2 By:Amos Mosseri, Shy Shalom, Instructors:Michael.
Circuit Switching (a) Circuit switching. (b) Packet switching.
MSD P07302End of Project Review1 Motor Controller Subsystem MSD P07302 Project Sponsor: KGCOE Project Members: D. ShenoyProject Manager S. TallauSoftware.
CROSSBAR LAN TEAM 8 CURTIS PETE D. ERIC ANDERSON DANIEL HYINK JOHN MUFARRIGE.
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 1 Introducing Hardware.
Superloki Rocket Project Definition  Design and build a payload for a rocket that will be entertaining to high school children participating in the.
SYSC 4907 Engineering Project.  Group Members Peter Fyon CSE John Koh CSE Andrew Kusz CSE  Group Supervisors Dr. Victor Aitken.
Field Programmable Gate Array (FPGA) Layout An FPGA consists of a large array of Configurable Logic Blocks (CLBs) - typically 1,000 to 8,000 CLBs per chip.
G043 – Lecture 02 Inside A Desktop PC Mr C Johnston ICT Teacher
Wireless User Interface for Variable Frequency Drives Team 168 Alex Shuster (EE) Michael Kloter (EE) Christopher Perugini (EE) Kevin Wei (EngPhys - EE)
Data Acquisition Real-Time System Integration Preston Schipper Matt Hulse Adrienne Baile DARSI II.
2 Lines Electronics I 2 C Analyzer Ching-Yen Beh Robert S. Stookey Advisor: Dr. J. W. Bruce.
A versatile networked embedded platform for KNX/EIB TU Wien Automation Systems Group Fritz Praus
Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf
IEEE-1394 Data Link Design Review Sherry Womack Erik Pace ECE 4040 Dr. Martin Brooke.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
Internal components, Backing Storage, Operating Systems Software
Basic Input Output System
Technology Date 10/17/00, Page 1 Technology s PROFIBUS Technology Chips - Modules - Development Kits.
Department of Electrical and Computer Engineering Lighting Tool Box Winter 2004 ECE 498 Team Members: Nick Sitarski Blaine Thompson Brandon Harris Dave.
B.A. (Mahayana Studies) Introduction to Computer Science November March The Motherboard A look at the brains of the computer, the.
Jon Turner (and a cast of thousands) Washington University Design of a High Performance Active Router Active Nets PI Meeting - 12/01.
1 COMP201 Computer Systems Dr Richard Nelson Room G.1.29.
Cisco 1 - Networking Basics Perrine. J Page 19/14/2015 Chapter 3 Which of the following describes a network interface card? 1.Large circuit board that.
1 A+ Guide to Managing and Maintaining Your PC, Fifth Edition Hardware Needs Software to Work Hardware  Physical components of a computer  Visible part.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 1 Introducing Hardware.
An Abacus. Babbage’s Difference Engine Electronic Computers  1939–1944, Howard H. Aiken developed the Harvard Mark I—also known as the IBM ASCC.  Grace.
1 Bits, Bytes, and Binary Numbers Bits and bytes are small pieces of computerized data that communicate commands to a computer’s CPU: A bit is either a.
A 50-Gb/s IP Router 참고논문 : Craig Partridge et al. [ IEEE/ACM ToN, June 1998 ]
Robotic Sensor Network: Wireless Sensor Platform for Autonomous Topology Formation Project: Sponsored By: Advisor: Dr. S. Jay Yang, CEManager: Steven.
1 Lecture 7 LAN Wiring, Physical Topology, and Interface Hardware Computer Networks CS 4316.
Done By: Amnon Balanov & Yosef Solomon Supervisor: Boaz Mizrachi Project ID: d02310.
CS-350 TERM PROJECT COMPUTER BUSES By : AJIT UMRANI.
CCD Cameras with USB2.0 & Gigabit interfaces for the Pi of The Sky Project Grzegorz Kasprowicz Piotr Sitek PERG In cooperation with Soltan Institute.
Drop Testing Apparatus Team Members: Deatly Butler Mark Clouse Chris Dux Kris Honas Shaun Scott Drew Stephens Client: Itron, Inc. Brian Priest Technical.
Computer Organization & Assembly Language © by DR. M. Amer.
FIRST COURSE Essential Computer Concepts. XP New Perspectives on Microsoft Office 2007: Windows XP Edition2 What Is a Computer? A computer is an electronic.
Devin Mullen Advisor: Professor Andrew Kun.  Background  Problem Definition  Proposed Solution  Design Objectives  Implementation and Testing  Budget.
Michael Lisoski Leblanc Meneses Jason Schaer Bryan Staton.
Abstract Introduction End Product & Deliverables Resources Project Requirements Team Members: Faculty Advisors: Client: Team Members: Faculty Advisors:
AT91 Memory Interface. 2 Features –Up to 8 programmable chip select lines –Remap Command allows dynamic exception vectors –Glue-less for both 8-bit and.
ECE 477 DESIGN REVIEW FEST – FALL OUTLINE  Project overview  Project-specific success criteria  Block diagram  Component selection rationale.
Chapter 5 Input/Output 5.1 Principles of I/O hardware
Module 1. Upon completing Module 1 students should be able to: Understand the physical connections needed for a computer to connect to the Internet Recognize.
System Software Design Review.  MCU: NXP LPC2378 ARM7 32-bit  512 KB Flash, 8KB EEPROM and SRAM  Bus Frequency: 20 MHz  Approximate Memory requirements:
HiMax: Characterization of the CogniMem Device EE x96 Final Presentation Project Advisor: Neil Scott Faculty Advisor: Tep Dobry Members: Raymundo Flores.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Wireless Null Modem Infrared Palm Pilot Communication Device.
LonWorks Introduction Hwayoung Chae.
SEPTEMBER 8, 2015 Computer Hardware 1-1. HARDWARE TERMS CPU — Central Processing Unit RAM — Random-Access Memory  “random-access” means the CPU can read.
Networked Embedded Systems Pengyu Zhang EE107 Spring 2016 Lecture 8 Serial Buses.
Computer Systems Salihu Ibrahim Dasuki (PhD) CSC102 INTRODUCTION TO COMPUTER SCIENCE.
Timothy Kritzler and Joseph Mintun Sponsor: Martin Engineering, Illinois Advisors: Dr. Malinowski and Dr. Ahn Bradley University Electrical and Computer.
Microcontroller Enhancement Design Project
Future Designs, Inc. Your Development Partner
المحور 3 : العمليات الأساسية والمفاهيم
Chapter 13: I/O Systems.
Presentation transcript:

Team Members: Brian Medema - Project Manager Steve Anderson Dan Haapala Derrick Kunze Greg Shaffer Communication Card for In-Vehicle Networks Communication Card for In-Vehicle Networks Advisor: Dr. Jon Soper Sponsor: MTU Future Truck Group 23 February 10, 2000

Project Objective This project is intended to design, construct, implement, and further develop a PC/104 expansion card to dispatch in-vehicle communications between the following networks: - PC/104 bus - CCD(Chrysler) - CAN(European) - J1850(GM) All necessary on-card and driver software will also be developed.

Design Options Benefits: Intuitive Design, Modular Drawbacks: Slow, Many Components Benefits: Fast CAN, Fast MCU Drawbacks: Little Data Transmission On CAN Benefits: Fast J1850, Fewest Components Drawbacks: Found Only One MCU Fast Enough Final Design

Specifications CCD Protocol Bus speed: baud Byte format: Start bit, 8 data bits, Stop bit Message format: Typically 1 to 4 bytes J1850 Protocol Speed: 10.4 kbps Message Format GM Class 2 (Mfr. version of SAE J2178):

Specifications CAN Protocol Speed: 500 kbps Message Format based on SAE J2178 : Power consumption below 10W Fit within the PC/104 form factor of 3.5” x 3.5” 128 kB of reprogrammable Flash memory 20 MHz MCU to control 3 networks and PC/104 Bus PC/ bit Interface; Interrupt driven

Hardware Design Components Microcontroller-Intel 87C196LB20, 16-bit CHMOS with J1850 Controller On Board J1850 Transceiver-Intersil HIP7020 CAN Controller-Philips SJA1000 CAN Transceiver-Philips PCA82C250 CCD Controller-Intersil CDP68HC68S1 Flash / SRAM-Waferscale PSD403A2 PLD

Software Design Components Eagle-PCB Layout Design Software AVT Network Monitor-Network Analysis Tool Tasking EDO-Programming Software BP Program-EPROM Programmer Tool PSDSoft- Waferscale PLD Development Software

Schematic