PROCESS AND DEVICE SIMULATION OF A POWER MOSFET USING SILVACO TCAD.

Slides:



Advertisements
Similar presentations
MICROWAVE FET Microwave FET : operates in the microwave frequencies
Advertisements

6.1 Transistor Operation 6.2 The Junction FET
CMOS Fabrication EMT 251.
Chapter 6 The Field Effect Transistor
MOSFETs Monday 19 th September. MOSFETs Monday 19 th September In this presentation we will look at the following: State the main differences between.
Lecture 11: MOS Transistor
Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
Metal Semiconductor Field Effect Transistors
10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
Lecture 10: PN Junction & MOS Capacitors
Lecture #16 OUTLINE Diode analysis and applications continued
The metal-oxide field-effect transistor (MOSFET)
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.
EE105 Fall 2007Lecture 16, Slide 1Prof. Liu, UC Berkeley Lecture 16 OUTLINE MOS capacitor (cont’d) – Effect of channel-to-body bias – Small-signal capacitance.
EE314 IBM/Motorola Power PC620 IBM Power PC 601 Motorola MC68020 Field Effect Transistors.
MOS Capacitors ECE Some Classes of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor ▫ MOSFET, which will be the type that.
CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.
Metal-Oxide-Semiconductor Field Effect Transistors
Lecture 19 OUTLINE The MOSFET: Structure and operation
Dr. Nasim Zafar Electronics 1 - EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
Transistors Three-terminal devices with three doped silicon regions and two P-N junctions versus a diode with two doped regions and one P-N junction Two.
Field-Effect Transistor
Digital Integrated Circuits© Prentice Hall 1995 Introduction The Devices.
ECE 342 Electronic Circuits 2. MOS Transistors
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Chapter 5: Field Effect Transistor
BJT Band diagram Analysis تجزيه وتحليل دياگرام باند انرژي.
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Chapter 4 Field-Effect Transistors
DMT121 – ELECTRONIC DEVICES
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Field Effect Transistor. What is FET FET is abbreviation of Field Effect Transistor. This is a transistor in which current is controlled by voltage only.
Filed Effect Transistor.  In 1945, Shockley had an idea for making a solid state device out of semiconductors.  He reasoned that a strong electrical.
NMOS PMOS. K-Map of NAND gate CMOS Realization of NAND gate.
Microelectronic Circuit Design McGraw-Hill Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock.
ECE340 ELECTRONICS I MOSFET TRANSISTORS AND AMPLIFIERS.
ECE 4339 L. Trombetta ECE 4339: Physical Principles of Solid State Devices Len Trombetta Summer 2007 Chapters 16-17: MOS Introduction and MOSFET Basics.
Norhayati Soin 06 KEEE 4426 WEEK 3/1 9/01/2006 KEEE 4426 VLSI WEEK 3 CHAPTER 1 MOS Capacitors (PART 1) CHAPTER 1.
Junction Capacitances The n + regions forms a number of planar pn-junctions with the surrounding p-type substrate numbered 1-5 on the diagram. Planar junctions.
1 Chapter 5. Metal Oxide Silicon Field-Effect Transistors (MOSFETs)
UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY
Structure and Operation of MOS Transistor
MOSFET Placing an insulating layer between the gate and the channel allows for a wider range of control (gate) voltages and further decreases the gate.
1 Other Transistor Topologies 30 March and 1 April 2015 The two gate terminals are tied together to form single gate connection; the source terminal is.
MOSFET Current Voltage Characteristics Consider the cross-sectional view of an n-channel MOSFET operating in linear mode (picture below) We assume the.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Introduction to semiconductor technology. Outline –6 Junctions Metal-semiconductor junctions –6 Field effect transistors JFET and MOS transistors Ideal.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Field Effect Transistor (FET)
Farzana R. ZakiCSE 177/ EEE 1771 Lecture – 19. Farzana R. ZakiCSE 177/ EEE 1772 MOSFET Construction & operation of Depletion type MOSFET Plotting transfer.
POWER MOSFET PROCESS AND DEVICE SIMULATION USING SILVACO-TCAD.
Field Effect Transistors
Fatemeh (Samira) Soltani University of Victoria June 11 th
MOSFET V-I Characteristics Vijaylakshmi.B Lecturer, Dept of Instrumentation Tech Basaveswar Engg. College Bagalkot, Karnataka IUCEE-VLSI Design, Infosys,
Intrinsic. N-Type P-Type The Diode and PN Junction.
course Name: Semiconductors
Damu, 2008EGE535 Fall 08, Lecture 21 EGE535 Low Power VLSI Design Lecture #2 MOSFET Basics.
The Devices: MOS Transistor
Chapter 6 The Field Effect Transistor
Electronics The Sixteenth and Seventh Lectures
MOSFET The MOSFET (Metal Oxide Semiconductor Field Effect Transistor) transistor is a semiconductor device which is widely used for switching and amplifying.
Instrumentation & Power Electronic Systems
Recall Last Lecture Common collector Voltage gain and Current gain
Intro to Semiconductors and p-n junction devices
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
Dr John Fletcher Rm 131 Power Electronics Dr John Fletcher Rm 131.
MOSFET POWERPOINT PRESENTATION BY:- POONAM SHARMA LECTURER ELECTRICAL
Lecture #15 OUTLINE Diode analysis and applications continued
Presentation transcript:

PROCESS AND DEVICE SIMULATION OF A POWER MOSFET USING SILVACO TCAD

TEAM MEMBERS Name : Roll no. Anmol Ramraika Rajesh Kumar Somitra Baldua Jitendra Khatik Prakhar Tosniwal

MOSFET- INTRODUCTION The metal–oxide–semiconductor field-effect transistor (MOSFET) is a transistor used for amplifying or switching electronic signals. In enhancement mode MOSFETs, a voltage drop across the oxide induces a conducting channel between the source and drain contacts via the field effect. The term "enhancement mode" refers to the increase of conductivity with increase in oxide field that adds carriers to the channel, also referred to as the inversion layer. The channel can contain electrons (called an nMOSFET or nMOS), or holes (called a pMOSFET or pMOS), opposite in type to the substrate, so nMOS is made with a p-type substrate, and pMOS with an n-type substrate (see article on semiconductor devices).

MOSFET : STRUCTURE The 'metal' in the name MOSFET is now often a misnomer because the previously metal gate material is now often a layer of polysilicon(polycrystalline silicon). Aluminium had been the gate material until the mid-1970s, when polysilicon became dominant, due to its capability to form self-aligned gates. Metallic gates are regaining popularity, since it is difficult to increase the speed of operation of transistors without metal gates. Likewise, the 'oxide' in the name can be a misnomer, as different dielectric materials are used with the aim of obtaining strong channels with smaller applied voltages. Another synonym is MISFET for metal–insulator–semiconductor FET or IGFET(insulated gate field effect transistor).

MOSFET –STRUCTURE (N-MOSFET) – METAL OXIDE SEMICONDUCTOR STRUCTURE ON p-TYPE SILICON – t ;

BAND DIAGRAM (CORESPONDING TO N-MOSFET) Channel formation in nMOS MOSFET shown asband diagram: To p panels: An applied gate voltage bends bands, depleting holes from surface (left). The charge inducing the bending is balanced by a layer of negative acceptor-ion charge (right). Bottom panel: A larger applied voltage further depletes holes but conduction band lowers enough in energy to populate a conducting channel.

POWER MOSFET (APPLICATIONS) Power MOSFETs with lateral structure are mainly used in high-end audio amplifiers and high-power PA systems. Power MOSFETs are well known for superior switching speed, and they require very little gate drive power because of the insulated gate. In these respects, power MOSFETs approach the characteristics of an "ideal switch". The main drawback is on-resistance R DS(on) and its strong positive temperature coefficient.

STRUCTURE OF POWER MOSFET (N-Power MOSFET) A positive voltage applied from the source to gate terminals causes electrons to be drawn toward the gate terminal in the body region. If the gate-source voltage is at or above what is called the threshold voltage, enough electrons accumulate under the gate to cause an inversion n-type layer; forming a conductive channel across the body region (the MOSFET is enhanced). Electrons can flow in either direction through the channel. Positive (or forward) drain current flows into the drain as electrons move from the source toward the drain. Forward drain current is blocked once the channel is turned off, and drain-source voltage is supported by the reverse biased body-drain p-n junction. In N-channel MOSFETs, only electrons flow during forward conduction — there are no minority carriers. Switching speed is only limited by the rate that charge is supplied to or removed from capacitances in the MOSFET. Therefore switching can be very fast, resulting in low switching losses. This is what makes power MOSFETs so efficient at high switching frequency.

STRUCTURE OF POWER MOSFET (N –channel MOSFET)

PROCESS SIMULATION Modelling of device is carried out using Athena in the Deckbuild software As per the required characteristics of power MOSFET the device is modelled by undergoing various process like deposition of oxidant layers, etching, ion implantation etc.

OVERVIEW OF PROCESS SIMULATION Developing a good simulation grid Defining the initial substrate Performing epitaxial growth Performing layer deposition and geometrical etching Performing ion implantation Removing implant mask Performing diffusion Specification of electrodes

1. SIMULATION GRID Using Mesh Define menu to define grid Defining X and Y boundary values Defining spacing for the non-uniform grid Grid is finest in the surface active region of the MOSFET

2. INITIAL SUBSTRATE Using Mesh Initialize menu to define initial substrate Selecting semiconductor material as Silicon and impurity material as Phosphorous Selecting orientation of silicon as and concentration of impurity as 1*e -18 atoms/cm 3

3. EPITAXIAL GROWTH Using process menu for performing deposition epitaxial layer on gate surface of MOSFET At the temperature of 1200 degree celsius for 10 minutes

4. DEPOSITION AND ETCHING Using Process menu to deposit oxide layers and perform geometrical etching of the layer where we want to implant Oxide, polysilicon and photoresist layers are deposited along with layer thickness Shape of etch is defined and etching is performed

5. ION IMPLANTATION Using the Process menu ion implantation is performed Implantation of boron with dose of 1*e -14 atm/cm 2 and implant energy of 80 KeV is performed

6. REMOVING IMPLANT MASK Removal of barrier mask by performing etching Removing photoresist material by selecting all option to remove the implant mask

7. SPECIFICATION OF ELECTRODES Using Structure menu for specifying the location of electrodes so that device can be used by device simulator for electrical characterization Aluminum contact is established by deposition and etching beforehand

DEVICE SIMULATION The modelled MOSFET is simulated using Atlas Device equations are solved to obtain electrical characteristics of power MOSFET I-V curve is plotted by Tonyplot