Vanderbilt MURI meeting, June 14 th &15 th 2007 Band-To-Band Tunneling (BBT) Induced Leakage Current Enhancement in Irradiated Fully Depleted SOI Devices.

Slides:



Advertisements
Similar presentations
MICROWAVE FET Microwave FET : operates in the microwave frequencies
Advertisements

ECSE-6230 Semiconductor Devices and Models I Lecture 14
6.1 Transistor Operation 6.2 The Junction FET
Metal Oxide Semiconductor Field Effect Transistors
MURI Device-level Radiation Effects Modeling Hugh Barnaby, Jie Chen, Ivan Sanchez Department of Electrical Engineering Ira A. Fulton School of Engineering.
(Neil weste p: ).  A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain.
6.5.8 Equivalent circuit for the MOSFET
Chapter 6 The Field Effect Transistor
Design and Implementation of VLSI Systems (EN1600) Lecture08 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
MOSFETs Monday 19 th September. MOSFETs Monday 19 th September In this presentation we will look at the following: State the main differences between.
Lecture 4: Nonideal Transistor Theory
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Lecture #16 OUTLINE Diode analysis and applications continued
The metal-oxide field-effect transistor (MOSFET)
CSCE 612: VLSI System Design Instructor: Jason D. Bakos.
11/3/2004EE 42 fall 2004 lecture 271 Lecture #27 MOS LAST TIME: NMOS Electrical Model – Describing the I-V Characteristics – Evaluating the effective resistance.
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Metal-Oxide-Semiconductor Field Effect Transistors
Lecture 19 OUTLINE The MOSFET: Structure and operation
Dr. Nasim Zafar Electronics 1 - EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.
EE130/230A Discussion 11 Peng Zheng.
EE 466: VLSI Design Lecture 03.
Digital Integrated Circuits© Prentice Hall 1995 Introduction The Devices.
ECE 342 Electronic Circuits 2. MOS Transistors
EE213 VLSI Design S Daniels Channel Current = Rate of Flow of Charge I ds = Q/τ sd Derive transit time τ sd τ sd = channel length (L) / carrier velocity.
MURI Total Ionizing Dose Effects in Bulk Technologies and Devices Hugh Barnaby, Jie Chen, Ivan Sanchez Department of Electrical Engineering Ira A. Fulton.
MAXIM 2012 August 31 H. J. Barnaby School of Electrical, Computer, and Energy Engineering Ira A. Fulton Schools of Engineering Arizona State University,
Total Ionizing Dose Effects in Silicon Technologies and Devices
Chapter 5: Field Effect Transistor
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 28, 2011 MOS Transistor.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Introduction to FinFet
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
DMT121 – ELECTRONIC DEVICES
ENE 311 Lecture 9.
Numerical Boltzmann/Spherical Harmonic Device CAD Overview and Goals Overview: Further develop and apply the Numerical Boltzmann/Spherical Harmonic method.
NMOS PMOS. K-Map of NAND gate CMOS Realization of NAND gate.
ECE340 ELECTRONICS I MOSFET TRANSISTORS AND AMPLIFIERS.
Short Channel Effects in MOSFET
Junction Capacitances The n + regions forms a number of planar pn-junctions with the surrounding p-type substrate numbered 1-5 on the diagram. Planar junctions.
ECE442: Digital ElectronicsCSUN, Spring-2010-Zahid MOS Transistor ECE442: Digital Electronics.
Lecture 4: Nonideal Transistor Theory
UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY
Structure and Operation of MOS Transistor
Novel Metal-Oxide-Semiconductor Device
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
4H-SIC DMOSFET AND SILICON CARBIDE ACCUMULATION-MODE LATERALLY DIFFUSED MOSFET Archana N- 09MQ /10/2010 PSG COLLEGE OF TECHNOLOGY ME – Power Electronics.
The MOS Transistor Polysilicon Aluminum. The NMOS Transistor Cross Section n areas have been doped with donor ions (arsenic) of concentration N D - electrons.
MOSFET Current Voltage Characteristics Consider the cross-sectional view of an n-channel MOSFET operating in linear mode (picture below) We assume the.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
June 13, MURI Annual Review X. J. Zhou, et al 1 Effects of Switched-Bias Annealing on Charge Trapping in HfO 2 high-  Gate Dielectrics X. J.
Field Effect Transistor (FET)
June MURI Review1 Total Dose Response of HfO 2 /Dy 2 O 3 on Ge and Hf 0.6 Si 0.2 ON 0.2 on Si MOS Capacitors D. K. Chen, R. D. Schrimpf, D. M.
The MOS capacitor. (a) Physical structure of an n+-Si/SiO2/p-Si MOS capacitor, and (b) cross section (c) The energy band diagram under charge neutrality.
L ECE 4243/6243 Fall 2016 UConn F. Jain Notes Chapter L11 (page ). FET Operation slides Scaling Laws of FETs (slides 9-22)
Chapter 6 The Field Effect Transistor
Floating-Gate Devices / Circuits
Recall Last Lecture Common collector Voltage gain and Current gain
Device Structure & Simulation
INTRODUCTION: MD. SHAFIQUL ISLAM ROLL: REGI:
ECE574 – Lecture 3 Page 1 MA/JT 1/14/03 MOS structure MOS: Metal-oxide-semiconductor –Gate: metal (or polysilicon) –Oxide: silicon dioxide, grown on substrate.
MOSFET Scaling ECE G201.
Reading: Finish Chapter 19.2
Short channel effects Zewei Ding.
EMT 182 Analog Electronics I
Semiconductor devices and physics
Lecture 4: Nonideal Transistor Theory
Lecture 4: Nonideal Transistor Theory
Presentation transcript:

Vanderbilt MURI meeting, June 14 th &15 th 2007 Band-To-Band Tunneling (BBT) Induced Leakage Current Enhancement in Irradiated Fully Depleted SOI Devices Philippe Adell 1, Hugh Barnaby 2, Ron Schrimpf 3 and Bert Vermeire 2 1 Jet Propulsion Laboratory 2 Arizona State University 3 Vanderbilt University

Vanderbilt MURI meeting, June 14 th &15 th 2007 Motivation High current regime? Dependence of drain current degradation on gate voltage? What are the critical parameter responsible for the gate-to-source voltage dependence on the drain current total dose degradation in FD SOI devices? Schwank et al. NSREC 2000

Vanderbilt MURI meeting, June 14 th &15 th 2007 Device Characteristics FD SOI n-channel transistor Gate length = 0.1, 0.2, 0.35  m Oxide thickness = 2 nm Si film thickness = 20 nm Low V D Floating body doping N A = 1×10 16 cm -3 Source/Drain doping N D = 1×10 18 cm -3 High field region at the surface Device simulations were performed using SILVACO TCAD tools

Vanderbilt MURI meeting, June 14 th &15 th 2007 Band-To-Band Tunneling (BBT) Large electric Es field resulting from positive drain bias and negative gate bias Electrons tunnel from valence band on the body side of the junction into the conduction band where they readily transport to the drain terminal Holes on the drain side will tunnel into the valence band and transport into the floating body region Steady-state band-to-band tunneling current B: tunneling constant W: width of the device A: constant depletion depth Es: large electric field

Vanderbilt MURI meeting, June 14 th &15 th 2007 FD SOI simulation results I d vs V gs characteristics for uniform N ot layer (1×10 12 cm -2 ) with/without BBT BBT must be included to simulate the experimentally observed drain current increase at negative gate voltages Impact ionization model turned off, V D = 1V.

Vanderbilt MURI meeting, June 14 th &15 th 2007 Irradiation with BBT model I d vs. V gs for different N ot (10 11, 5×10 11, 8×10 11, 2×10 12, 5×10 12 and cm -2 ) I D increases exponentially with N ot up to 8×10 11 cm -2 For N ot > 5×10 12 cm -2, I D entered a high current regime Impact ionization model turned off, V D = 1V.

Vanderbilt MURI meeting, June 14 th &15 th 2007 Model Description Proposed model describing the three current processes related to drain current degradation with total dose. electron flux n+n+ n+n+ Buried Oxide (B ox ) P-sub t Si p x 0 Si VDVD VGVG hole flux y 0 L

Vanderbilt MURI meeting, June 14 th &15 th 2007 Analytical Expression Process 1: hole transport near the top-gate that arises as a result of BBT Process 2: electrons back-injected from the source into the body Process 3: electron flow along the back-gate that arises as a result of the charge buildup in the BOX BBT N ot

Vanderbilt MURI meeting, June 14 th &15 th 2007 Correlation between N ot and BBT An increase in N ot from 0 to significantly increases the electron concentration at both interfaces At fixed N ot and reducing the gate voltage to -1.5 V clearly shows how a negatively biased gate couples with N ot to further enhance back-channel current V G = -1.2V N ot = 0 cm -3 V G = -1.2V N ot = cm -3 V G = -1.5V N ot = cm -3 x (  m) electron conc. (cm -3 ) Gate oxide BOXSilicon Thin Film BBTN ot

Vanderbilt MURI meeting, June 14 th &15 th 2007 Latch Issue What is interpreted as a latch could be a steep sub-threshold slope due to the combined effects of BBT on the front side and N ot on the backside.

Vanderbilt MURI meeting, June 14 th &15 th 2007 Scaling effect on I D vs. V G I d vs V gs characteristics for uniform N ot layer (5×10 12 cm -2 ) with BBT for two different channel length (0.35  m and 0.2 µm) Results show that by reducing channel length, a high current regime can be triggered Flament et al. NSREC 2003 Simulation

Vanderbilt MURI meeting, June 14 th &15 th 2007 Conclusion Band-to-band tunneling (BBT) is the critical mechanism responsible for the increase of leakage current in irradiated fully depleted SOI transistors Drain current dependence on TID and negative gate bias results from the combination of BBT and charge buildup in the BOX, including the transition to the high current state By reducing channel length, simulation indicates that a high current regime can be triggered in presence of N ot.