RFIC – Atlanta June 15-17, 2008 RMO1C-3 An ultra low power LNA with 15dB gain and 4.4db NF in 90nm CMOS process for 60 GHz phase array radio Emanuel Cohen.

Slides:



Advertisements
Similar presentations
B. BOUDJELIDA 2 nd SKADS Workshop October 2007 Large gate periphery InGaAs/InAlAs pHEMT: Measurement and Modelling for LNA fabrication B. Boudjelida,
Advertisements

High efficiency Power amplifier design for mm-Wave
CSICS 2013 Monterey, California A DC-100 GHz Bandwidth and 20.5 dB Gain Limiting Amplifier in 0.25μm InP DHBT Technology Saeid Daneshgar, Prof. Mark Rodwell.
T. Chalvatzis, University of Toronto - ESSCIRC Outline Motivation Decision Circuit Design Measurement Results Summary.
1 A Low Power CMOS Low Noise Amplifier for Ultra-wideband Wireless Applications 指導教授 : 林志明 學生 : 黃世一
RMO4C-2 A Low-Noise 40-GS/s Continuous-Time Bandpass ΔΣ ADC Centered at 2 GHz Theo Chalvatzis and Sorin P. Voinigescu The Edward S. Rogers Sr. Department.
A Zero-IF 60GHz Transceiver in 65nm CMOS with > 3.5Gb/s Links
UWB Amplifier Sarah Kief and Saif Anwar Advisor: Dr. Prasad Shastry 2008 Senior Project Bradley University Electrical Engineering.
2004 IEEE Topical Workshop on Power Amplifiers Load-Pull Based Design of Ultra-Linear W-CDMA Base-Station Power Amplifiers Srdjan Pajić and Zoya Popović.
Low Power RF/Analog Amplifier Design Tong Zhang Auburn University Tong Zhang Auburn University.
A CMOS Low Power Current-Mode Polyphase Filter By Hussain Alzaher & Noman Tasadduq King Fahd University of Petroleum & Minerals KFUPM, Department of Electrical.
Design of Microwave Power Amplifier with ADS Technische Universität Berlin Fachgebiet Mikrowellentechnik Daniel Gruner, Ahmed Sayed, Ahmed Al Tanany,
RF Wakeup Sensor – On-Demand Wakeup for Zero Idle Listening and Zero Sleep Delay.
60-GHz PA and LNA in 90-nm RF-CMOS
学术报告 A Low Noise Amplifier For 5.2GHz Application Using 0.18um CMOS 蔡天昊
Low Noise Amplifier. DSB/SC-AM Modulation (Review)
CMOS RFIC Noise Canceling Method An Yong-jun.
Oscillator Circuits. Outline Oscillators – Inverter-Based Oscillator – Introduction of Phase Noise Simulation – LC-Tank Based Oscillator Laplace Analysis.
ECE1352F University of Toronto 1 60 GHz Radio Circuit Blocks 60 GHz Radio Circuit Blocks Analog Integrated Circuit Design ECE1352F Theodoros Chalvatzis.
1 Wideband LNA for a Multistandard Wireless Receiver in 0.18μm CMOS 指導教授 : 林志明 學生 : 黃世一
PilJae Park 2/23/2007 Slide 1 Transmit/Receive (T/R) Switch Topology Comparison Series-series Topology Series-shunt Topology High impedance block  In.
Chihou Lee, Terry Yao, Alain Mangan, Kenneth Yau, Miles Copeland*, Sorin Voinigescu University of Toronto - Edward S. Rogers, Sr. Dept. of Electrical &
BY MD YOUSUF IRFAN.  GLOBAL Positioning System (GPS) receivers for the consumer market require solutions that are compact, cheap, and low power.  This.
B. BOUDJELIDA1 UMan LNA Programme 4 th SKADS Workshop, Lisbon, 2-3 October 2008 University of Manchester: Progress on LNA Programme B. Boudjelida, A. Sobih,
A 77-79GHz Doppler Radar Transceiver in Silicon
Design of LNA at 2.4 GHz Using 0.25 µm Technology
Seoul National University CMOS for Power Device CMOS for Power Device 전파공학 연구실 노 영 우 Microwave Device Term Project.
Study of 60GHz Wireless Network & Circuit Ahn Yong-joon.
Reconfigurable Ultra Low Power LNA for 2.4GHz Wireless Sensor Networks TarisT., Mabrouki A., Kraïmia H., Deval Y., Begueret J-B. Bordeaux, France.
An Ultra-Wide-Band GHz LNA in 0.18µm CMOS technology RF Communication Systems-on-chip Spring 2007.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
Introduction to Controlling the Output Power of a Transistor Stage A load network will be designed to maximize the output power obtainable from the Mitsubishi.
S. -L. Jang, Senior Member, IEEE, S. -H. Huang, C. -F. Lee, and M. -H
Student Paper Finalist TU3B-1
Presenter: Chun-Han Hou ( 侯 鈞 瀚)
A 1.5-V 6-10-GHz Low LO-Power Broadband CMOS Folded-Mirror Mixer for UWB Radio H.-W. Chung, H.-C. Kuo, and H.-R. Chuang Institute of Computer and Communication.
MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit October 27th, 2005 AID–EMC: Low Emission Digital Circuit Design.
Final Project in RFCS in the MINT Program of the UPC by Sven Günther
18/10/20151 Calibration of Input-Matching and its Center Frequency for an Inductively Degenerated Low Noise Amplifier Laboratory of Electronics and Information.
Measurement of Integrated PA-to-LNA Isolation on Si CMOS Chip Ryo Minami , JeeYoung Hong , Kenichi Okada , and Akira Matsuzawa Tokyo Institute of Technology,
1 A CMOS 5-GHz Micro-Power LNA 指導教授 : 林志明 教授 學生 : 黃世一 Hsieh-Hung Hsieh and Liang-Hung Lu Department of Electrical Engineering and Graduate Institute of.
V. Paidi, Z. Griffith, Y. Wei, M. Dahlstrom,
A High-Gain, Low-Noise, +6dBm PA in 90nm CMOS for 60-GHz Radio
Introduction to CMOS VLSI Design Lecture 5: Logical Effort GRECO-CIn-UFPE Harvey Mudd College Spring 2004.
Electrical and Electronics Engineering Institute College of Engineering University of the Philippines, Diliman IML Probationary Members’ Final Project.
Phan Tuan Anh Dec Reconfigurable Multiband Multimode LNA for LTE/GSM, WiMAX, and IEEE a/b/g/n 17 th IEEE ICECS 2010, Athens, Greece.
A NEW METHOD TO STABILIZE HIGH FREQUENCY HIGH GAIN CMOS LNA RF Communications Systems-on-chip Primavera 2007 Pierpaolo Passarelli.
1 Your Name Your Department or Company Date, 2015.
RFIC – Atlanta June 15-17, 2008 RTU1A-5 A 25 GHz 3.3 dB NF Low Noise Amplifier based upon Slow Wave Transmission Lines and the 0.18 μm CMOS Technology.
Sanae Boulay, Limelette, Nov 05 th 20091/20 S. Boulay, B. Boudjelida, A. Sharzad, N. Ahmad, M. Missous Novel Ultra Low Noise Amplifiers based on InGaAs/InAlAs.
Amplifiers Amplifier Parameters Gain = Po/Pi in dB = 10 log (Po/Pi)
Introduction LNA Design figure of merits: operating power consumption, power gain, supply voltage level, noise figure, stability (Kf & B1f), linearity.
© Sean Nicolson, BCTM 2006 © Sean Nicolson, 2007 A 2.5V, 77-GHz, Automotive Radar Chipset Sean T. Nicolson 1, Keith A. Tang 1, Kenneth H.K. Yau 1, Pascal.
Page 1 Wilfredo Rivas-Torres Technical Support Application Engineer October 12, 2004 Power Amplifier Design using ADS PA Workshop.
Ph.D. Candidate: Yunlei Li Advisor: Jin Liu 9/10/03
Rakshith Venkatesh 14/27/2009. What is an RF Low Noise Amplifier? The low-noise amplifier (LNA) is a special type of amplifier used in the receiver side.
Timothy O. Dickson and Sorin P. Voinigescu Edward S. Rogers, Sr. Dept of Electrical and Computer Engineering University of Toronto CSICS November 15, 2006.
3-Stage Low Noise Amplifier Design at 12Ghz
CSE598A Analog Mixed Signal CMOS Chip Design FM Mixer CMOS Realization (Final Presentation) Zhang Yi.
Dr Danielle Kettle1 LNA progress 4 th SKADS Workshop, Lisbon, 2-3 October 2008 LNA progress.
Solid State Amplifier Circuit Design Student: Branko Popovic Advisor: Geoff Waldschmidt.
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
VI. HIGH-EFFICIENCY SWITCHMODE HYBRID AND MMIC POWER AMPLIFIERS:
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
Variable Gain CMOS LNA MOREIRA E SILVA, Paulo Marcio, DE SOUSA, Fernando Rangel Introduction Simulation.
A 3.1–10.6 GHz Ultra-Wideband CMOS Low Noise Amplifier With Current-Reused Technique Microwave and Wireless Components Letters, IEEE Volume 17,  Issue.
TU3E-4 A K-band Low Phase-Noise High-Gain Gm Boosted Colpitts VCO for GHz FMCW Radar applications R. Levinger, O. Katz, J. Vovnoboy, R. Ben-Yishay.
A Novel 1. 5V CMFB CMOS Down-Conversion Mixer Design for IEEE 802
Sub – 1 Ohm Broadband Impedance Matching Network
5.8GHz CMOS 射頻前端接收電路 晶片設計實作 5.8GHz CMOS Front-End Circuit Design
Presentation transcript:

RFIC – Atlanta June 15-17, 2008 RMO1C-3 An ultra low power LNA with 15dB gain and 4.4db NF in 90nm CMOS process for 60 GHz phase array radio Emanuel Cohen (12), Shmuel Ravid (1), and Dan Ritter (2) (1)Mobile Wireless Group, Intel Haifa, Israel (2)Department of Electrical Engineering, Technion, Haifa, Israel

RFIC – Atlanta June 15-17, 2008 Outline Design methodology flow and passives Circuit implementation options LNA measurements Conclusions

RFIC – Atlanta June 15-17, 2008 Motivation How low can we get power consumption in a mm-wave LNA without compromising gain NF and size? Typical LNA designed for 60GHz showed a power of 20mW gain). For a phase array with elements we end up with ~1Watt ! Power and size must go down for a full phase array system in commercial application

RFIC – Atlanta June 15-17, 2008 LNA Design Methodology 1.Choose the passive circuits and models 2.Choose the transistor width for optimized target 3.Choose best topology with optimized transistor width

RFIC – Atlanta June 15-17, 2008 Passive inductor design Ground ring on inductor improves isolation by 19dB No real impact on Q

RFIC – Atlanta June 15-17, 2008 Creating inductor simple model Build a model based on a library of inductors with EM simulation Then the design can be optimized without EM iterations Simple pi model

RFIC – Atlanta June 15-17, 2008 Full EM simulation Full EM possible in momentum - 8 hour run Excellent fit to stand alone inductor  proves good inductor isolation with ground ring

RFIC – Atlanta June 15-17, 2008 Capacitors MIM cap Finger Cap Parasitic capacitance [pf] Parasitic capacitance [pf] Q Q 200pf MIM cap Q~9 and finger cap Q >>10 Finger cap has ~8% parasitic (after optimizing and using 2-4 layers only) Finger cap was chosen for the design

RFIC – Atlanta June 15-17, 2008 Transistor size and circuit topology Transistor size is the key issue for low power design For Q~20 0.3dB max penalty, with full simulation even less ¼ of power consumption

RFIC – Atlanta June 15-17, 2008 LNA behavior with W change 3 stage CS design with different transistor sizes and same current density. Similar performance is achieved with W=10um and 3x10um No real BW degradation Different Transistors Have similar Q impedance

RFIC – Atlanta June 15-17, 2008 LNA with different topologies Using optimized flow to check different topologies without iterations All topologies designed for ~4mW W=1x10um

RFIC – Atlanta June 15-17, 2008 Low Noise Amplifier schematic Big inductors still maintain high SRF Have better Q

RFIC – Atlanta June 15-17, 2008 LNA Layout die 440 um x 320 um Size limited by pads- inner core (0.04mm 2 )

RFIC – Atlanta June 15-17, 2008 Measured and Simulated Performance Gmax=15dB NF=4.4dB Power consumption 4mW

RFIC – Atlanta June 15-17, 2008 NF set-up at 60Ghz [ S. Pellerano, Y. Palaskas, K. Soumyanath “A 64GHz 6.5dB NF 15.5dB Gain LNA in 90nm CMOS” in IEEE ESSCIRC 2007 ] Down converter NFA

RFIC – Atlanta June 15-17, 2008 Comparison with State of the Art LNAs Lowest power with smallest size at same Gain

RFIC – Atlanta June 15-17, 2008 Additional bias point characterization Bias point compromise –0.2dB in NF –3dB in Gain

RFIC – Atlanta June 15-17, 2008 NF, Gain vs. total power dissipation Maximum points align on the same line There is no difference between changing Vds or Ids Consumption can drop to 2mW for 12dB of gain

RFIC – Atlanta June 15-17, 2008 Compression point measure Max input signal ~ -25dBm for high data rates This is enough for a 60Ghz link budget

RFIC – Atlanta June 15-17, 2008 Conclusions Fast design flow with lumped inductor and ground ring was created The flow enabled a check of full circuits topology for a fair comparison on optimized results The CS and small transistor size 1x10um is the best tradeoff between power consumption Gain and NF. A record power consumption of 4mW achieved with best NF of 4.4dB 15dB gain and similar to smallest footprint published Lumped inductor enabled smallest size and no additional design complexity

RFIC – Atlanta June 15-17, 2008 Thank You

RFIC – Atlanta June 15-17, 2008 Input impedance with W Q is very similar 10um 40um