ISAT 436 Micro-/Nanofabrication and Applications Thermal Oxidation David J. Lawrence Spring 2004.

Slides:



Advertisements
Similar presentations
Thermo-compression Bonding
Advertisements

FABRICATION PROCESSES
Chapter 6 Thermal oxidation and the Si/SiO2 interface
CMOS Fabrication EMT 251.
Simplified Example of a LOCOS Fabrication Process
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
Silicon Oxidation ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May January 15, 2004.
Section 4: Thermal Oxidation
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
Thin film deposition techniques II. Chemical Vapor deposition (CVD)
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
Device Fabrication Example
Surface micromachining
Chemical Vapor Deposition This presentation is partially animated. Only use the control panel at the bottom of screen to review what you have seen. When.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Fabrication of Active Matrix (STEM) Detectors
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
ISAT 436 Micro-/Nanofabrication and Applications Photovoltaic Cells David J. Lawrence Spring 2004.
Models The first major model is that of Deal and Grove (1965) The first major model is that of Deal and Grove (1965) This lead to the linear/parabolic.
Thin Films and Diffusion. Diffusion is not constant across cross section, and continues with every subsequent high-temperature step; hence, we use.
Reaction Rates and Equilibrium
Dilbert. Next steps in the antenna fabrication process Create a dielectric surface. The antenna must sit on a dielectric or insulating surface,
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Chapter 4 Overview of Wafer Fabrication
Gas-to Solid Processing surface Heat Treating Carburizing is a surface heat treating process in which the carbon content of the surface of.
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
I.C. Technology Processing Course Trinity College Dublin.
FPGA-Based System Design: Chapter 2 Copyright  2004 Prentice Hall PTR IC Fabrication n Basic fabrication steps. n Transistor structures. n VLSI Characteristics.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Virtual NanoFab A Silicon NanoFabrication Trainer
ISAT 436 Micro-/Nanofabrication and Applications P-N Junction Diodes David J. Lawrence Spring 2004.
1 SEMICONDUCTORS Diode ratings and construction. 2 SEMICONDUCTORS Diodes have two active electrodes between which the signal of interest can flow The.
Chapter 4: Gates and Circuits Chapter 4 Gates and Circuits Page 30 The AND Operation (i.e., are both operands “true”?) 1 AND 1 11 AND 0 00 AND 1 00 AND.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Introduction Amorphous arrangement of atoms means that there is a possibility that multiple Si atoms will be connected Amorphous arrangement of atoms means.
Top Down Manufacturing
NanoFab Trainer Nick Reeder June 28, 2012.
Thermal doping review example This presentation is partially animated. Only use the control panel at the bottom of screen to review what you have seen.
Structure and Operation of MOS Transistor
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
Budapest University of Technology and Economics Department of Electron Devices Solution of the 1 st mid-term test 20 October 2009.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
Semiconductors. O A Semiconductor is a material whose resistivity is between that of a good conductor and a good insulator. O Examples of materials which.
CMOS Fabrication EMT 251.
2.Local Electric Property 5.Composition and Structure
Dilbert.
Fabrication Process terms
Prof. Jang-Ung Park (박장웅)
Simplified process flow for bonding interface characterization
Chapter 1 & Chapter 3.
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Silicon Wafer cm (5’’- 8’’) mm
Solid State Devices Fall 2011
Physics of Semiconductor Devices
Chapter 1.
Thermal oxidation Growth Rate
BONDING The construction of any complicated mechanical device requires not only the machining of individual components but also the assembly of components.
Laboratory: A Typical Oxidation Process
Objectives Vocabulary Describe the composition of the atmosphere.
Materials Conductive materials – valence band overlaps the conduction band Non conductive materials – valence band is separated from conduction.
Materials Conductive materials – valence band overlaps the conduction band Non conductive materials – valence band is separated from conduction.
CSE 87 Fall 2007 Chips and Chip Making
The Atomic-scale Structure of the SiO2-Si(100) Interface
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

ISAT 436 Micro-/Nanofabrication and Applications Thermal Oxidation David J. Lawrence Spring 2004

Thermal Oxidation of Silicon H Upon exposure to oxygen, the surface of a silicon wafer oxidizes to form silicon dioxide (SiO 2 ). H This silicon dioxide is in the form of a thin film. H It is a high-quality electrical insulator. H It can also be used as a barrier to block impurity diffusion. H These properties of SiO 2 are largely responsible for the dominant role of silicon in the microelectronics industry.

Thermal Oxidation of Silicon H Elevated temperatures speed up the oxidation process. H This thermal oxidation process is usually carried out at 900 to 1200°C … H … in an atmosphere of either oxygen or water vapor. H See Jaeger, Chapter 3, page 43.

Thermal Oxidation of Silicon H Silicon is consumed as the oxide grows. H As a result, approximately 54% of the final oxide film is above the original surface of the silicon wafer, and... H … approximately 46% of the final oxide film is below the original surface of the silicon wafer. H See Jaeger, Chapter 3, page 44.

Thermal Oxidation of Silicon H The oxidation reaction occurs at the silicon wafer surface. H Oxygen or water vapor must diffuse through the growing SiO 2 film in order to reach silicon, with which it can combine to form more SiO 2. H As the oxide grows, oxygen (or water vapor) must diffuse through more and more SiO 2 before it can reach unoxidized silicon. H Therefore, the oxide growth rate decreases as time goes on. H See Jaeger, Chapter 3, pages 44 to 46.

Thermal Oxidation of Silicon H The silicon crystal “orientation” affects the number of bonds/cm 2 available at the wafer surface. H The most common wafer orientations are denoted (100) and (111). (These identifications are called “Miller indices”.) H The oxide growth rate and the quality of the Si- SiO 2 interface (boundary) depend on the wafer orientation.

Thermal Oxidation of Silicon H The SiO 2 thickness for a given wafer orientation and given oxidation conditions (temperature and oxidant (O 2 or H 2 O) ) can be calculated … H … or the SiO 2 thickness can be determined from a graph. H See graphs in Jaeger, Chapter 3, page 49.

Thermal Oxidation of Silicon H SiO 2 can also be used as a barrier to block impurity diffusion. H When used in this way, the SiO 2 layer is called a “diffusion mask”. H In the diagram below, phosphorus was diffused through the “window” (hole) in the SiO 2 layer. H The “masking properties” of SiO 2 are described on pages (See graph on page 53.) Cross section: p-type substrate SiO 2 “window” n-type