9/15/09 - L24 Other FF TypesCopyright 2009 - Joanne DeGroat, ECE, OSU1 Other FF Types.

Slides:



Advertisements
Similar presentations
L9 – State Assignment and gate implementation. States Assignment  Rules for State Assignment  Application of rule  Gate Implementation  Ref: text.
Advertisements

STATE DIAGRAM AND STATE TABLES
COUNTERS Counters with Inputs Kinds of Counters Asynchronous vs
Logic Circuits Design presented by Amr Al-Awamry
State-machine structure (Mealy)
L7 – Derivation of State Graphs and Tables – Moore Machines.
Sequential Circuits1 SEQUENTIAL CIRCUITS. Sequential Circuits2 Two Types of Switching Circuits Combinational Circuits –Combinational circuits have only.
9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU1 Flip Flops Not a gymnastic movement.
COE 202: Digital Logic Design Sequential Circuits Part 1 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM.
A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.
Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.
INTRODUCTION TO SEQUENCIAL CIRCUIT
Combinational Logic Design
Sequential Circuit Design
Sequential Circuits and Finite State Machines Prof. Sin-Min Lee
Sequential Logic Design
1 COMP541 State Machines Montek Singh Feb 6, 2007.
Sequential Circuit Design
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
CS370 Counters. Overview °Counter: A register that goes through a prescribed series of states °Counters are important components in computers. °Counters.
ECE 331 – Digital System Design Counters (Lecture #19) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
Registers and Counters
9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.
Sequential circuit design
9/15/09 - L25 Registers & Load Enable Copyright Joanne DeGroat, ECE, OSU1 Registers & Load Enable.
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR1 Sequential Circuit Design.
BY: TRAVIS HOOVER 2/22/2011 CS 147 DR. LEE JK flip-flops.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.
L5 – Sequential Circuit Design
Chapter 5 - Part Sequential Circuit Design Design Procedure  Specification  Formulation - Obtain a state diagram or state table  State Assignment.
Rabie A. Ramadan Lecture 2
Circuit, State Diagram, State Table
9/15/09 - L6 Standard FormsCopyright Joanne DeGroat, ECE, OSU1 Standard Forms.
Chap 4. Sequential Circuits
9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU1 Two Level Circuit Optimiztion An easier way to generate a minimal.
9/15/09 - L27 CountersCopyright Joanne DeGroat, ECE, OSU1 Final Exam Review Exam Time: MONDAY o dark 30 7:30AM this room.
Chap 4. Sequential Circuits
L10 – State Machine Design Topics. States Machine Design  Other topics on state machine design Equivalent sequential machines Incompletely specified.
1/8/ L20 Project Step 8 - Data Path Copyright Joanne DeGroat, ECE, OSU1 State Machine Design with an HDL A methodology that works for documenting.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
L6 – Derivation of State Graphs and Tables. State Graphs and Tables  Problem Statement translation To State Graphs To State Tables  Ref: text : Unit.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
Unit 11 Latches and Flip-Flops Fundamentals of Logic Design By Roth and Kinney.
Counters Dr. Rebhi S. Baraka Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The Islamic University.
Sequential Design Basics. Lecture 2 topics  A review of devices that hold state A review of Latches A review of Flip-Flops 8/22/2012 – ECE 3561 Lect.
9/15/09 - L4 Combinational Logic - Gates Copyright Joanne DeGroat, ECE, OSU1 Combinational Logic Circuits – Gates.
9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Analysis.
© BYU 13 COUNTERS Page 1 ECEn 224 COUNTERS Counters Transition Tables Moore Outputs Counter Timing.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
9/15/09 - L26 Shift RegistersCopyright Joanne DeGroat, ECE, OSU1 Shift Registers.
DESIGN OF SEQUENTIAL CIRCUITS by Dr. Amin Danial Asham.
1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.
Counters and Registers Synchronous Counters. 7-7 Synchronous Down and Up/Down Counters  In the previous lecture, we’ve learned how synchronous counters.
1Sequential circuit design Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA by Erol Sahin and Ruken Cakici.
CEC 220 Digital Circuit Design Counters Using S-R and J-K Flip-Flops Monday, November 2 CEC 220 Digital Circuit Design Slide 1 of 19.
9/15/09 - L19 Sequential CircuitsCopyright Joanne DeGroat, ECE, OSU1 Sequential Cirucits.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
Common Elements in Sequential Design. Lecture 3 topics  Registers and Register Transfer  Shift Registers  Counters Basic Counter Partial sequence counters.
Sequential Circuit Design 05 Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA.
1 Lecture #15 EGR 277 – Digital Logic Reading Assignment: Chapter 5 in Digital Design, 3 rd Edition by Mano Example: (Problem 5-17 from Digital Design,
Synchronous Sequential Logic
L5 – Sequential Circuit Design
SEQUENTIAL CIRCUITS Sequential Circuits Sequential Circuits.
Lab. on Finite State Machine
FIGURE 5.1 Block diagram of sequential circuit
Copyright Joanne DeGroat, ECE, OSU
DESIGN OF SEQUENTIAL CIRCUITS
L11 – Midterm Review.
Analysis with JK flip-flops
Chapter5: Synchronous Sequential Logic – Part 3
Presentation transcript:

9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU1 Other FF Types

9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU2 Class 24-Other FF Types  Using the preset and clears  Other FF types The D The SR The JK The T (Toggle)  Don’t cares  Material from section 5-5 and 5-6 of text

Use of the presets and clears  Remember our circuit from before  The specification: The circuit will have one input, X, and one output, Z. The output Z will be 0 except when the input sequence 1101 are the last 4 inputs received on X. In that case it will be a 1.  Now add the part that it starts up and assumes that a 1 was the previous input. Therefore it starts, after a reset, in state B. 9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU3

State B of the system  State B has a coding of 01 so we want the initial state of the FFs to be 01.  Have the circuit shown here. 9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU4

Setting up a RESET’ input  Now have a RESET’ input with is active low. 9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU5

Other FF Types – The D  Have already looked at and used the D FF Information on it for a equal comparison to the other types. Characterstic Table Char. Equation Excitation Table 9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU6

Other FF Types – The SR  Have already looked at and used the SR FF Information on it for a equal comparison to the other types. 9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU7

Other FF Types – The JK  The JK have some logic before the FF. This can reduce the discrete logic needed to generate the next state. Could be very helpful when using individual gate chip technology. 9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU8

Other FF Types – The T FF  The T FF or the Toggle FF. Same as with the JK type FF, the Toggle could reduce the discrete logic needed for implementation. Very useful in counting circuits. 9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU9

A counter with T FFs  A 3-bit up counter.  Will count 000  001  010  011  100 etc. 9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU10

What about unused states?  A circuit with n flip-flops can have up to 2 n binary states.  Consider the problem in the text.  The specification is given in the truth table. The system has 3 flip-flops and one input X. There is no output column which means the current value of the FFs is the output of the circuit.  With 3 flip-flops a total of 8 state are possible but only 5 are specified. 9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU11

The state table  States 0000, 0001, 1100, 1101 and 1110, 1111 are not listed. 9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU12

Generation of the next state  The K-maps for next state generation. 9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU13

Class 24 assignment  Covered sections 5-6  Problems for hand in Nothing new  Problems for practice Nothing new  Reading for next class: 7-1 9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU14