5 Dec., 2001 A summary of system tests at BNL related to the ROD presented by Kin Yip From a user point of view : Description of the system of the test.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
June 19, 2002 A Software Skeleton for the Full Front-End Crate Test at BNL Goal: to provide a working data acquisition (DAQ) system for the coming full.
RoD set-up for the TileCal testbeam, 2003 period. 9th Workshop on Electronics for LHC Experiments Amsterdam, 30 september 2003 Jose Catelo, Cristóbal Cuenca,
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
MICE Tracker Front End Progress Tracker Data Readout Basics Progress in Increasing Fraction of Muons Tracker Can Record Determination of Recordable Muons.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
DAQ WS02 Feb 2006Jean-Sébastien GraulichSlide 1 Does IPM System Matches MICE needs ? Personal Understanding and Remarks o General Considerations o Front.
Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
LAr Frontend Board PRR Introduction 1.Overview of FEB functionality 2.FEB performance requirements 3.Development and evaluation of FEB 4.Organization of.
Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting July 18, 2007.
Octal ASD Certification Tests at Michigan J. Chapman, Tiesheng Dai, & Tuan Bui August 30, CERN.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
CFT Calibration Calibration Workshop Calibration Requirements Calibration Scheme Online Calibration databases.
ICS – Software Engineering Group 1 SNS Power Supply Control Sheng Peng.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
CCD and CCD readout : Engineering diagnostics during development, commissioning and operation Pierre Antilogus C. Juramy, H.Lebbolo, S. Russo, V.Tocut.
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
Tests with JT0623 & JT0947 at Indiana University Nagoya PMT database test results for JT0623 at 3220V: This tube has somewhat higher than usual gain. 5×10.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
Claudia-Elisabeth Wulz Institute for High Energy Physics Vienna Level-1 Trigger Menu Working Group CERN, 9 November 2000 Global Trigger Overview.
VC Feb 2010Slide 1 EMR Construction Status o General Design o Electronics o Cosmics test Jean-Sebastien Graulich, Geneva.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
FADC progress in Vienna Reported by H.Ishino for Vienna FADC group M.Pernicka and H.Steininger.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
8/9/2000T.Matsumoto RICH Front End RICH FEE Overview PMT to FEE signal connection Trigger Tile Summation of Current RICH LVL-1 Trigger Module1,2 What is.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
28/03/2003Julie PRAST, LAPP CNRS, FRANCE 1 The ATLAS Liquid Argon Calorimeters ReadOut Drivers A 600 MHz TMS320C6414 DSPs based design.
Ideas about Tests and Sequencing C.N.P.Gee Rutherford Appleton Laboratory 3rd March 2001.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Final Presentation Final Presentation OFDM implementation and performance test Performed by: Tomer Ben Oz Ariel Shleifer Guided by: Mony Orbach Duration:
1 DAQ Update MEG Review Meeting, Feb. 17 th 2010.
John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.
HBD electronics status All the ADC and XMIT boards are installed. –Top 3 crates are for the ADC, XMIT boards –Bottom crate is for test pulse boards/future.
1 October 2003Paul Dauncey1 Mechanics components will be complete by end of year To assemble ECAL, they need the VFE boards VFE boards require VFE chips.
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd © 2008 Pearson Education Chapter 1.
28 June 2004ATLAS Pixel/SCT TIM FDR/PRR1 TIM tests with ROD Crate John Hill.
BIC Issues Alan Fisher PEP-II Run-4 Post-Mortem Workshop 2004 August 4–5.
Beam diagnostics developments at LAPP: Digital part CTF3 Collaboration Meeting Louis Bellier, Richard Hermel, Yannis Karyotakis, Jean Tassan,
1 Calorimeter electronics Upgrade Outcome of the meeting that took place at LAL on March 9th, 2009 Calorimeter Upgrade Meeting Barcelona March 10th-11st,
9 Oct, 2001 “High speed” FEB-ROD Testing at BNL Kin Yip Short report for our FEB-ROD system at BNL taking data at ~ 100 kHz: Data Integrity Noise Continuity.
TDAQ Experience in the BNL Liquid Argon Calorimeter Test Facility Denis Oliveira Damazio (BNL), George Redlinger (BNL).
1 MICE Tracker Readout Update Introduction/Overview TriP-t hardware tests AFE IIt firmware development VLSB firmware development Hardware progress Summary.
Common test for L0 calorimeter electronics (2 nd campaign) 4 April 2007 Speaker : Eric Conte (LPC)
The InGaAs IR Array of Chunghwa Telecom Laboratory Chueh-Jen Lin and Shiang-Yu Wang, Optics and Infrared Laboratory In 2006, Advanced Technology Laboratory.
October Test Beam DAQ. Framework sketch Only DAQs subprograms works during spills Each subprogram produces an output each spill Each dependant subprogram.
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
Status of MAPMT FEE Electronics Boards Connector board – have 5 boards, 1 assembled Readout board (“MUX” board) – layout completed 12/2, but unfortunately.
SPD VFE installation and commissioning (status and plans) I.Summary of VFE installation II.Stand alone VFE test: noise & offset III.Stand alone test: LED.
NA 62 TTC partition timing T.Blažek, V.Černý, R.Lietava, M.Kovaľ, M.Krivda Bratislava, Birmingham We are developing procedures for timing parameter adjustment.
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
Calorimeter global commissioning: progress and plans Patrick Robbe, LAL Orsay & CERN, 25 jun 2008.
July 10, 2001 Status Report of the ROD Testing at BNL Kin Yip Activity update of the ROD system at BNL: DAQ-1 with trigger controller Data corruption testing.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
TAB-To-L3(Tape) ● At the L1Cal2b sidewalk test stand we have a setup to transmit the data coming from detector to tape using the new system. ● We installed.
Alberto Valero 17 de Diciembre de 2007
Online Software Status
Testing the PPrASIC Karsten Penno KIP, University of Heidelberg
CPM plans: the short, the medium and the long
BESIII EMC electronics
The CMS Tracking Readout and Front End Driver Testing
Presentation transcript:

5 Dec., 2001 A summary of system tests at BNL related to the ROD presented by Kin Yip From a user point of view : Description of the system of the test stand at BNL Various capabilities of our test stand, the works done and the experience Data integrity, continuity and noise up to 100 kHz

5 Dec., 2001 TSA Board ROD TTC Control PTG veto Data (through optical link) trigger Signal from a pulser (triggered by TTC) FE Crate SDRAM PU OC Host 2 Host 1 “Host 2” — single board in the same crate as the ROD — is a diskless node booted from “Host 1” through the network ~VME Calib. board FEB

CPU board hidden inside

5 Dec., 2001 Brief system descriptions Front-End Crate (~final) : FEB (Nevis, U. Columbia), calibration board (LAPP, Annecy), trigger summing analyzer (U. Pittsburg) TTC (just like the testbeam, Saclay) PTG (Pulse Trigger Generator) etc., “home-made" by BNL (H. Chen) ROD (Read-Out Driver) Demo Board:  Motherboard from U. Geneva (input up to 2 FEB)  PU (TI 6202) from Nevis, U. Columbia (64 input each)  Optical Glink Rx/Tx cards from SMU, Texas  Transition module from KTH, Stockholm Softwares and firmwares in concern :  DSP codes originally and mostly from Nevis (sometimes I modify)  Input FPGA firmware from Nevis (5 samples vs 32 samples)  Output Controller firmware from U. Geneva (quite a few upgrades)  ROD system software, U. Geneva and BNL

5 Dec., 2001 Relative Trigger and Data timing signal FEB ROD delay Data  10  s Triggers E, T,  2 calculation takes less than time than passing the entire FEB event (drawn not to scale )

5 Dec., 2001 Nothing is trivial With some initial struggles with the VME crate, ROD demo board, and other “accessories”,  we first managed: data in host PC thru’ VME  ROD  E, T,  2  VME to PC  then we took data from the FEB and we immediately realized that it is useful to program the PU to just copy all the data bits from the FEB, which is useful for debugging and detailed calibration analysis  this becomes the most popular running mode We first read 5 sample FEB data (nominal) For calibration and other purposes, we have also taken 32 sample data. This requires changing the DSP codes and the FPGA firmware in the PU. There have been a lot of detailed data debugging to make the whole scheme work 1

5 Dec., 2001 Nothing is trivial 2 One typical mode of running :  Trigger  FEB  PU/OC  SDRAM on ROD motherboard  When the SDRAM is full, “BUSY” is raised  veto trigger  Transfer all data in SDRAM  host PC through VME (~3 seconds)  Transfer data through the network to harddisk in another host (~ 3 seconds) We routinely read 5 sample data at a trigger up to 100 kHz — verified using the oscilloscope … more later For 32 sample, the max. rate is about ~12 kHz The SDRAM has a capacity of 16 Mbytes which can hold, for example, events, each of 263 words --- including some redundant words. These are already many events for one to check data integrity etc.

Routine measurements/ plots 5 sample pulse (with the right delay time, of course)

By changing firmware/software in the input FPGA/DSP of PU, we can take data with 32 samples.

5 Dec., 2001 We have used 2 PU to read all 128 channels of a FEB successfully. Capacitor underneath

5 Dec., 2001 Two controllers in two different crates

5 Dec., 2001

Controlling trigger rate

5 Dec., 2001 A couple notes of problem solving … Since the early days, we have been checking errorflag, the ADC bits, BCID’s etc. This has been very useful in debugging the data taking system. OC in ROD has had problems in storing data to the SDRAM (mainly due to partitions in the RAM and communication between PU and OC).  All along, our diagnosis tool has spotted repeatable data corruptions, identified symptoms for the problem and therefore provided hints for solving the problem eventually. The temperature at the back of the VME crate was too high  leading to temperature  60 o C for the Glink chip/clock on the receiver card GLink chips have malfunctioned such that the phase between the data and clock would shift  corrupted data (including wrong error codes) Solution : I put a small fan blowing air right towards the Glink receiver card Temperature drops and the phase doesn’t change any more, which one can observe even in a scope.

5 Dec., 2001 Thermometer Pulse from the trigger suming analyzer board

5 Dec., 2001 Data seen from the ROD using 1 calibration channel Pulse from the trigger summing analyzer board Analog vs Digital Signals from calibration board

5 Dec., 2001 Testing at 100 kHz : Noise/Pedestal Run

5 Dec., 2001 Testing at 100 kHz : Fixed Pattern of 0x111

5 Dec., 2001 Continuity I have checked that the BCID’s (Bunch Crossing ID) from OC & PU agree with those of FEB ( except the consistent difference of “1” )  The BCID would be reset at ~0xdef / 0xde7 and one has to take that into consideration when making comparison  All BCID’s originates from the same “BCRST” from the TTC The trigger is synchronous with the 40 MHz clock (either from the PTG or a clock divider) At trigger rate  100 kHz, we see regular intervals of BCID’s (such as 400 for ~100 kHz) between consecutive events, ie.  eg. BCID(i+1) – BCID(i) = 400 ( in this example and taking care of the 0xdef resetting etc.)  No missing or skipped events  At trigger rate  100 kHz, we occassionally see irregular intervals of BCID’s  There are events skipped by the FEB because FEB needs ~9.6 µs for digitization

5 Dec., 2001 Incidences of discontinuities vs trigger rate At trigger rate  100 kHz, FEB is quite unstable but I have managed to measure at certain rates Apparently, events are just skipped at higher rates but the data do not seem to be over-written

5 Dec., 2001 Comparion of noise measurements Noise  RMS of the pedestals Not surprising probably because our events are separated by the same time interval and there is no overlap between events

5 Dec., 2001 Overnight long runs and “free service” I have run the system (ROD-Glink-FEB) overnight 4 bad events out of ~2  10 8 events (as the data recovered in the next event) ~10K of bad events of out of ~2  10 8 events when the data don’t recover immediately after one bad event We even sometimes provide free service for people outside BNL to use our entire system to make sophisticated measurements, though I personally prefer our service is not free but more profitable. A few weeks ago, we have set up necessary software for E. Ladygin to make various measurements for his pre-shaper in HEC. We provide the script and he could just use it to run to take millions of events using our setup (ROD, FEB etc.) It shows how robust and reliable our system is.

5 Dec., 2001 E. Ladygin’s noise measurement at BNL for his pre-shaper This includes measurements of the amplitudes of the pulses, averages and RMS’ of the pedestals for all 64 channels etc.

5 Dec., 2001 Summary In the past ~year, we have set up, integrated and tested a system with the ROD at the end of the chain, that can be used to take serious calibration/physics measurements. We have done a lot of debugging and got help from all the different board designers of the LArG/Atlas collaboration. Now it has attained a state that is stable and robust enough to take sophisticated measurements, even by people outside.