Laboratoire d’Annecy-le-vieux de Physique des Particules, France Cyril Drancourt Tuesday 3 June 2003 Common L1 Workshop Use in Calorimeter Old design with.

Slides:



Advertisements
Similar presentations
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.
Advertisements

1 Calorimeter Trigger to L1-Board data transmission Umberto Marconi INFN Bologna.
Y. Gao & P. Gay FCPPL FEE for ILC Calorimeter Development 1 Front-End-Electronics for ILC Calorimeter Development G. Blanchard, P. Gay,
1 Pulsar firmware status March 12th, 2004 Overall firmware status Pulsar Slink formatter Slink merger Muon Reces SVT L2toTS Transmitters How to keep firmware.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS et Université Paris-Sud 11), Orsay, France Olivier Callot 21 September 2005 Calorimeter Configuration.
1 Tell10 Guido Haefeli, Lausanne Electronics upgrade meeting 10.February 2011.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Calorimeter upgrade meeting Olivier Duarte Upgrade calo FE review Comments : Digital.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
Laboratoire d’Annecy-le-vieux de Physique des Particules, France Cyril Drancourt Tuesday 16 September 2003 Optical link in Calorimeter DAQ: Link FEE(CROC)
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
Dec. 19, 2006TELL1 commissioning for Calorimeters 1 TELL1 commissioning for calorimeters ■ Reminder ■ TELL1 status ■ ECS for TELL1- PVSS panels ■ Firmware.
Wilco Vink 1 Outline Optical station Vertex processor board Output board Latency.
1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.
The L0 Calorimeter Trigger U. Marconi On behalf of the Bologna Group CSN1, Catania 16/9/02.
C. Beigbeder Final design Review ECAL/HCAL Frond End  FE board : current prototype  Test results Qualification Clock adjustment Noise analysis  FE board.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
PS FE Board Tests LHCb - LPC Group R. Bonnefoy, G. Bohner, C. Cârloganu, E. Conte, R. Cornat, E. Delage, J. Lecoq, M-L. Mercier, P. Perret, L. Royer Electronic.
24/03/2010 TDAQ WG - CERN 1 LKr L0 trigger status report V. Bonaiuto, G. Carboni, L. Cesaroni, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti,
LHCb front-end electronics and its interface to the DAQ.
01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
Performance of Programmable Logic Devices (PLDs) in read-out of high speed detectors Jack Fried INSTRUMENTATION DIVISION PLD ? PLD ? Muon Tracker PLD Muon.
Slide 1 / 14 PSFEB Status Report LHCb Clermont Production Test preview of the PreShower Front-End Boards February the 1 rst, 2007.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
26/11/02CROP meeting-Nicolas Dumont Dayot 1 CROP (Crate Read Out Processor)  Specifications.  Topology.  Error detection-correction.  Treatment (ECAL/HCAL.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
ARCHITECTURE. PRR November x 32 PADs Up to 26 or 3 x 17 MANU BOARD. PATCH BUS Translator Board. FEE DETECTOR Up to 100 PATCH BUS per detector. MANU.
Common test for L0 calorimeter electronics (2 nd campaign) 4 April 2007 Speaker : Eric Conte (LPC)
Laboratoire de l’Accélérateur Linéaire, Orsay, France and CERN Olivier Callot 18 March 2003 Online Data Format and Condition Database Proposed data format.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Olivier Callot 4 July 2002 The L0 Calorimeter Trigger Basic principles Overall organization.
26/May/2008Calor LHCb Preshower(PS) and Scintillating pad detector (SPD): commissioning, calibration, and monitoring Eduardo Picatoste Universitat.
Specificities of Calorimeter data The zero-suppress in ECAL/HCAL is 2D : 3X3 cluster => keep the 8 cells around a seed with pt > pt threshold. This cannot.
M. Adinolfi – University of Oxford – MAPMT Workshop – Imperial College 27 June Status of the PINT chip M. Adinolfi University of Oxford.
Upgrade: Calo Trigger Calorimeter detector 20 Link = 4 copper wire Serial LVDS 280Mhz 32
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
August 4th 2008Jacques Lefrancois1 Digital specification Keep signal treatment ( dynamic pedestal subtraction)Keep signal treatment ( dynamic pedestal.
Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.
09/09/2010 TDAQ WG - Louvain 1 LKr L0 trigger status report V. Bonaiuto, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti, F. Sargeni, F. Scarfi’
CLAS12 Central Detector Meeting, Saclay, 3 Dec MVT Read-Out Architecture & MVT / SVT Integration Issues Irakli MANDJAVIDZE.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Juin 1st 2010 Christophe Beigbeder PID meeting1 PID meeting Electronics Integration.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
FPGA based signal processing for the LHCb Vertex detector and Silicon Tracker Guido Haefeli EPFL, Lausanne Vertex 2005 November 7-11, 2005 Chuzenji Lake,
21 November 2003Jacques Lefrancois1 HOSTING ELECTRONICS AND CONNECTIVITY Role of calorimeter system: Level 0 trigger +  reconstruction +e/  id. Level.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
The LHCb Calorimeter Triggers LAL Orsay and INFN Bologna.
Grzegorz Kasprowicz1 Level 1 trigger sorter implemented in hardware.
LHCb Outer Tracker Electronics 40MHz Upgrade
Mapping area of the 36 PMT 9 PMT 9 PMT 9 PMT 9 PMT.
Production Firmware - status Components TOTFED - status
TVB TVB X 14 TRIG40 (tell40 structure) Selection board in barrack
Iwaki System Readout Board User’s Guide
TELL1 A common data acquisition board for LHCb
PADME L0 Trigger Processor
Implementation of the Jet Algorithm ATLAS Level-1 Calorimeter Trigger
HCAL Configuration Issues
LHCb calorimeter main features
Example of DAQ Trigger issues for the SoLID experiment
NA61 - Single Computer DAQ !
Overview of the LHCb Calorimeter Electronics … focus in the ECAL/HCAL
LHCb Trigger, Online and related Electronics
The LHCb L0 Calorimeter Trigger
Front-end Electronics for the LHCb Preshower Rémi CORNAT, Gérard BOHNER, Olivier DESCHAMPS, Jacques LECOQ, Pascal PERRET LPC Clermont-Ferrand.
New DCM, FEMDCM DCM jobs DCM upgrade path
PID meeting Mechanical implementation Electronics architecture
Data Concentrator Card and Test System for the CMS ECAL Readout
TELL1 A common data acquisition board for LHCb
Fiber Optic Transciever Buffer
U. Marconi, D. Breton, S. Luitz
Presentation transcript:

Laboratoire d’Annecy-le-vieux de Physique des Particules, France Cyril Drancourt Tuesday 3 June 2003 Common L1 Workshop Use in Calorimeter Old design with CROP board New design with Common L1 board Quantity of boards Inputs occupation Cost Data flow and formats Status Actual job  What information we need to continue

Cyril Tuesday 3 June 2003Common L1 workshop2 Calorimeters: 4 detectors, 16 areas  We don’t mix electronic between 2 differents areas Hcal right: 2 granularity (possible mix) Hcal left: 2 granularity (possible mix) Ecal right: 3 granularity Ecal left: 3 granularity SPD/PS right: 3 granularity SPD/PS left: 3 granularity Total = 16 areas

Cyril Tuesday 3 June 2003Common L1 workshop3 Calorimeters: Old design with CROP board 26 FEE Crate CROP Board FEE Crate (with 16max FEE modules inside) Config C (4) Config B (8) Config A (2) 26 Optic link (mono-fiber) 14 CROP board CROC board with L1 buffer  SPD/PS  ECAL, HCAL, SPD/PS  ECAL

Cyril Tuesday 3 June 2003Common L1 workshop4 Calorimeters: new design with Common L1 board (1) FEE Crate (with more than 12 FEE modules inside) CROC board without L1 buffer Config A (8) Config B (4) Config C (2) FEE Crate (with less than 12 FEE modules inside) Optic link (rubbon:12fiber) Common L1 board  HCAL, SPD/PS HCALSPD/PS  HCAL, SPD/PS HCALSPD/PS  ECAL ECAL

Cyril Tuesday 3 June 2003Common L1 workshop5 Calorimeters: new design with Common L1 board (2) FEE Crate (with 16 FEE modules inside) Duplication signal inside CROC to insure overlap in « Common L1 board » Config D (2) Config E (2) Optic patch-panel  ECAL ECAL  ECAL ECAL Common L1 board

Cyril Tuesday 3 June 2003Common L1 workshop6 Calorimeters: Quantity of Common L1 board  26 crate_FE  FE_ board unchanged  New design for CROC board  60 optical link (rubbon with 12 fiber)  44 long links (100m)  16 small links (10m)  4 optical patch-panels  22 Common L1 boards with optic mezzanine (O-Rx Card)  2 boards receive 24 fiber inputs (2 full mezzanines )  4 boards receive 22 fiber inputs (1 full mezzanine, 1 mezzanine with 2NC )  2 boards receive 16 fiber inputs (1 full mezzanine, 1 mezzanine with 8NC )  10 boards receive 14 fiber inputs (1 full mezzanine, 1 mezzanine with 10NC )  4 boards receive 12 fiber inputs (1 full mezzanine ) NC: Not Connected = unused fiber input

Cyril Tuesday 3 June 2003Common L1 workshop7 Calorimeters: Cost estimation  82 KFCH added

Cyril Tuesday 3 June 2003Common L1 workshop8 Calorimeters: Dataflow Crates ECAL Left Crates NC 8 NC 7 2 common L1 board Analog Data before L0 (32 detector cells) Digital Data in L0 pipeline (in Front_End board) Data after L0 accept Front-End Crate Data after L1 accept Data after L1 processing, for the DAQ Optic patch-panel Detector example

Cyril Tuesday 3 June 2003Common L1 workshop9 Calorimeters: Data format Digital Data in L0 pipeline (in Front_End board) Data after L0 accept Data after L1 processing, for the DAQ SPDPRSADC content (10bits)SPDPRSADC content Parity First cell Second cell or Parity Trigger (8bits)ADC value (12 bits) Header Data word 1 (21 bits) Data word 2 Data word 3 Data word 32 Trailer = parity of the 33 previous words Parity BX ID (10 bits )Event ID (10 bits) ECAL-HCAL: 21 bits SPD-Preshower: 21 bits ID of the first cellCluster length Energy in keV, first cell Energy in keV, second cell Energy in keV, third cell Energy in keV, last cell ID of the first cellCluster length Energy in keV, first cell Energy in keV, next cell First cluster Second cluster Energy Data (ECAL, HCAL and PreShower) FEE_pos 0 0 FEE_pos 0 1 FEE_pos bits Position identificator: - 4 bits = FEE_board number - 5 bits = FEE_crate number

Cyril Tuesday 3 June 2003Common L1 workshop10 Calorimeters: Our job in Common L1 board Data synchronisation with Local 80Mhz Header research BXID control Output with 40Mhz Nothing (we don’t use L1 output) Clustering: ECAL neighbours ADC data treatment Trigger data treatment Formating to DAQ Parity error detection L0-ID consistency. BX-ID continuity. Build the event status Zero suppression Format data for clustering Mezzanine_test: new board to help functions verifications in common L1 board

Cyril Tuesday 3 June 2003Common L1 workshop11 Calorimeters: Status with Common L1 board  PP-FPGA VHDL developpment in progress… (Nicolas Dumont-Dayot)  We need:  O-Rx card output specifications (TLK2501 mode used, decoding format),  L1 buffer acces (I.P. L1B_Ctrl code, user documentation),  ECS acces (code, user documentation),  TTC signal provided by SyncLInk-FPGA documentation,  Pinout of FPGA,  FPGA and Quartus ressources (free area, signals probe reserved).  SyncLink-FPGA Verilog developpment in progress… (Daniel Boget)  We need:  ECS acces (code, documentation),  Interface user to transmit data for DAQ (FIFO interface specification),  Pinout of FPGA,  FPGA and Quartus ressource (free area, signals probe reserved).  Mezzanine: Test card Design in progress: talk this afternoon (Nicolas Letendre)

Cyril Tuesday 3 June 2003Common L1 workshop12

Cyril Tuesday 3 June 2003Common L1 workshop13

Cyril Tuesday 3 June 2003Common L1 workshop Crates 2 Crate 3 Crates 5 Crate ECAL Left Crates Crates Duplication of FE8 output in the CROC Crate NC 8 NC NC Patch-panel: 44 fibers Patch-panel: 30 fibers Common L1 board 6 Config D Config E Config C ECAL: fiber between CROC and common L1 board 1 Duplication of FE8 output in the CROC 1 Duplication of FE8 output in the CROC 1 Duplication of FE8 output in the CROC

Cyril Tuesday 3 June 2003Common L1 workshop15 HCAL Left NC Crate Crate Config B Config A HCAL: fiber between CROC and common L1 board

Cyril Tuesday 3 June 2003Common L1 workshop16 Crates PreShower + SPD Left NC Crates Crates Crates NC 2 2 Config A Config B PreShower+SPD : fiber between CROC and common L1 board

Cyril Tuesday 3 June 2003Common L1 workshop17 CROC fiber output (ECAL, HCAL, PreShower+SPD) Crate FEE :FE3,FE4,FE5,FE6,FE7,FE8,FE9,FE10,FE11,FE12,FE13,FE14 :FE1,FE2,FE15,FE16,duplicationFE8,nc,nc,nc,nc,nc,nc,nc  the CROC board output is with 2 rubbons.  Each rubbon has 12 optic fibers.  Each fiber is for one fix FEE board. CROC FE1 FE16 7 fibers N.C.

Cyril Tuesday 3 June 2003Common L1 workshop18 O-RxCard for 12 fibers Last schematic (common L1 board)