FPGA Based System Design

Slides:

Advertisements

Similar presentations

FPGA (Field Programmable Gate Array)

Advertisements

Overview Why VLSI? Moore’s Law. The VLSI design process.

Copyright © 2001 Stephen A. Edwards All rights reserved Review of Digital Logic Prof. Stephen A. Edwards.

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

Modern VLSI Design 3e: Chapter 1 Copyright  1998, 2002 Prentice Hall PTR Overview n Why VLSI? n Moore’s Law. n The VLSI design process. These lecture.

Lecture 1 Design Hierarchy Chapter 1. Digital System Design Flow 1.Register-Transfer Levl (RTL) – e.g. VHDL/Verilog 2.Gate Level Design 3.Circuit Level.

1 What this lecture is all about?  Introduction to digital integrated circuits.  CMOS devices and manufacturing technology. CMOS inverters and gates.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.

Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Digital Design Haldun Hadimioglu Computer and Information Science 3/30/2003 CS 2204 Laboratory.

LabVIEW Design of Digital Integrated Circuits FPGA IC Implantation.

February 4, 2002 John Wawrzynek

EEM232 Digital Systems I. Course Information Instructor : Atakan Doğan Office hours: TBD Materials :

EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 1 Introduction.

ENEE 644 Dr. Ankur Srivastava Office: 1349 A.V. Williams URL: Computer-Aided Design of.

COE 405 Introduction to Digital Design Methodology

VLSI Tarik Booker. VLSI? VLSI – Very Large Scale Integration Refers to the many fields of electrical and computer engineering that deal with the analysis.

VLSI System Design Pradondet Nilagupta Department of Computer Engineering Kasetsart University.

Dept. of Communications and Tokyo Institute of Technology

Design and Implementation of VLSI Systems (EN1600) lecture01 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.

FPGA-Based System Design: Chapter 4 Copyright  2004 Prentice Hall PTR HDL coding n Synthesis vs. simulation semantics n Syntax-directed translation n.

EE141 © Digital Integrated Circuits 2nd Introduction 1 EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital.

CAD for Physical Design of VLSI Circuits

ECEn 191 – New Student Seminar - Session 9: Microprocessors, Digital Design Microprocessors and Digital Design ECEn 191 New Student Seminar.

Very Large Scale Integrated chips (VLSI) The complexity of the digital computation chips is increasing in line with Moore’s law.The complexity of the digital.

FPGA based system design  Programmable logic.  FPGA Introduction  FPGA Architecture  Advantages & History of FPGA  FPGA-Based System Design  Goals.

CMP 4202: VLSI System Design Lecturer: Geofrey Bakkabulindi

1 EMT 251/4 INTRODUCTION TO IC DESIGN Mr. Muhammad Imran bin Ahmad Profesor N.S. Murthy.

Modern VLSI Design 3e: Chapter 3Partly from 2002 Prentice Hall PTR week9-1 Lectures 21, 22 FPGA and Top-Down Design Flow Mar. 3 and 5, 2003.

CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.

Overview Why VLSI? Moore’s Law. ASIC: Abstraction and Hierarchy.

COE 405 Design and Modeling of Digital Systems

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Overview n Why VLSI? n Moore’s Law. n Why FPGAs? n The VLSI and system design process.

VLSI Systems Design Lecture:1 Introduction Engr. Anees ul Husnain ( Department of Computer Systems Engineering,

ECE 3110: Introduction to Digital Systems Introduction (Contd.)

Overview Why VLSI? Moore’s Law. Why FPGAs? Circuit Component

Modern VLSI Design 3e: Chapter 1 Copyright  1998, 2002 Prentice Hall PTR Overview n Why VLSI? n Moore’s Law. n The VLSI design process.

Topics Architecture of FPGA: Logic elements. Interconnect. Pins.

Lecture 1: Course Introduction September 8, 2004 ECE 697F Reconfigurable Computing Lecture 1 Course Introduction Prof. Russell Tessier.

FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Moore’s Law n Gordon Moore: co-founder of Intel. n Predicted that number of transistors.

EE141 © Digital Integrated Circuits 2nd Introduction 1 Principle of CMOS VLSI Design Introduction Adapted from Digital Integrated, Copyright 2003 Prentice.

VLSI Design System-on-Chip Design

Moore’s Law and Its Future Mark Clements. 15/02/2007EADS 2 This Week – Moore’s Law History of Transistors and circuits The Integrated circuit manufacturing.

EMT 241/3 INTRODUCTION TO IC LAYOUT Semester II 2007/08 School of Microelectronic Engineering Universiti Malaysia Perlis.

ECE 551: Digital System Design & Synthesis Motivation and Introduction Lectures Set 1 (3 Lectures)

FPGA-Based System Design: Chapter 6 Copyright  2004 Prentice Hall PTR Topics n Low power design. n Pipelining.

Introduction to VLSI Design Amit Kumar Mishra ECE Department IIT Guwahati.

Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon 1-1 Panorama of VLSI Design Fabrication (Chem, physics) Technology (EE) Systems (CS) Matel.

Overview of VLSI 魏凱城彰化師範大學資工系. VLSI  Very-Large-Scale Integration Today’s complex VLSI chips  The number of transistors has exceeded 120 million 

EE141 © Digital Integrated Circuits 2nd Introduction 1 EE5900 Advanced Algorithms for Robust VLSI CAD Dr. Shiyan Hu Office: EERC 731 Adapted.

ECE 3110: Introduction to Digital Systems Introduction (Contd.)

FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

1 Digital Logic Design (41-135) Introduction Younglok Kim Dept. of Electrical Engineering Sogang University Spring 2006.

Computer Organization IS F242. Course Objective It aims at understanding and appreciating the computing system’s functional components, their characteristics,

EE141 © Digital Integrated Circuits 2nd Introduction 1 EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital.

Introduction to VLSI Design Custom and semi custom design

VLSI Tarik Booker.

VLSI Design Methodologies

Overview of VLSI 魏凱城彰化師範大學資工系.

T Computer Architecture, Autumn 2005

Overview Why VLSI? Moore’s Law. Why FPGAs?

HIGH LEVEL SYNTHESIS.

COMS 361 Computer Organization

1.Introduction to Advanced Digital Design (14 marks)

Unit -4 Introduction to Embedded Systems Tuesday.

Overview Why VLSI? Moore’s Law. Why FPGAs?

Presentation transcript:

FPGA Based System Design Tahir Muhammad tm.uettaxila@yahoo.com Spring 2013 Lecture 1

Course Organization Course material: All the course material can be found at the course webpage http://web.uettaxila.edu.pk/CMS/SP2013/ectFPBbs/index.asp Instructor: Tahir Muhammad Office: ASIC Lab, UET Taxila Email: tm.uettaxila@yahoo.com Office Hours: Wednesday

Course Objectives After taking this course, you will: Learn how to design digital circuits with HDL Have an understanding VLSI: Fabrication, circuits, interconnects FPGA based design techniques FPGA fabrics FPGA optimization for size, speed, and power consumption Verilog HDL The structure of large digital circuits Large scale platform and multi-FPGA systems Understand some of the important ideas for designing more complex systems.

Course Organization Lectures Labs Textbook Wednesday 5-7 Labs Wednesday 1-3 Textbook FPGA-Based System Design by Wayne Wolf We will mark which section in the book corresponds to the material covered in each lecture Lecture notes are often enough to do the homeworks and the exams, but reading the book is highly recommended

Course Outline Chapter 1: FPGA Based Systems Chapter 2: VLSI Technology Chapter 3: FPGA Fabrics Chapter 4: Combinational Logic Chapter 5: Sequential Machines Chapter 6: Architectures Chapter 7: Large Scale Systems

Overview Why VLSI? Moore’s Law. Why FPGAs? The VLSI and system design process.

Why VLSI? Integration improves the design: lower parasitics = higher speed; lower power; physically smaller. Integration reduces manufacturing cost-(almost) no manual assembly.

VLSI and you Microprocessors: DRAM/SRAM/flash. personal computers; microcontrollers. DRAM/SRAM/flash. Audio/video and other consumer systems. Telecommunications.

Moore’s Law Gordon Moore: co-founder of Intel. Predicted that number of transistors per chip would grow exponentially (double every 18 months). Exponential improvement in technology is a natural trend: steam engines, dynamos, automobiles.

Moore’s Law plot

The cost of fabrication Current cost: $2-3 billion. Typical fab line occupies about 1 city block, employs a few hundred people. New fabrication processes require 6-8 month turnaround. Most profitable period is first 18 months-2 years.

Cost factors in ICs For large-volume ICs: packaging is largest cost; testing is second-largest cost. For low-volume ICs, design costs may swamp all manufacturing costs. $10 million-$20 million.

Mask cost vs. line width

Field-programmable gate arrays FPGAs are programmable logic devices: Logic elements + interconnect. Provide multi-level logic. LE Interconnect network LE LE LE LE LE

FPGAs and VLSI FPGAs are standard parts: Custom silicon: Pre-manufactured. Don’t worry (much) about physical design. Custom silicon: Tailored to your application. Generally lower power consumption.

Standard parts vs. custom Do you build your system with an FPGA or with custom silicon? FPGAs have shorter design cycle. FPGAs have no manufacturing delay. FPGAs reduce inventory. FPGAs are slower, larger, more power-hungry.

Challenges in system design Multiple levels of abstraction: logic to CPUs. Multiple and conflicting constraints: low cost and high performance are often at odds. Short design time: Late products are often irrelevant.

The system design process May be part of larger product design. Major levels of abstraction: specification; architecture; logic design; circuit design; layout. FPGA-based system design

Dealing with complexity Divide-and-conquer: limit the number of components you deal with at any one time. Group several components into larger components: transistors form gates; gates form functional units; functional units form processing elements; etc.

Hierarchical name Interior view of a component: components and wires that make it up. Exterior view of a component = type: body; pins. cout Full adder sum a b cin

Instantiating component types Each instance has its own name: add1 (type full adder) add2 (type full adder). Each instance is a separate copy of the type: cout Add1.a Add2.a Add2(Full adder) Add1(Full adder) sum sum a a b b cin cin

A hierarchical logic design box1 box2 x z

Net lists and component lists net1: top.in1 in1.in net2: i1.out xxx.B topin1: top.n1 xxx.xin1 topin2: top.n2 xxx.xin2 botin1: top.n3 xxx.xin3 net3: xxx.out i2.in outnet: i2.out top.out Component list: top: in1=net1 n1=topin1 n2=topin2 n3=topine out=outnet i1: in=net1 out=net2 xxx: xin1=topin1 xin2=topin2 xin3=botin1 B=net2 out=net3 i2: in=net3 out=outnet

Component hierarchy top i1 xxx i2

Hierarchical names Typical hierarchical name: top/i1.foo component pin

Layout and its abstractions Layout for dynamic latch:

Stick diagram

Transistor schematic

Mixed schematic inverter

Levels of abstraction Specification: function, cost, etc. Architecture: large blocks. Logic: gates + registers. Circuits: transistor sizes for speed, power. Layout: determines parasitics.

Circuit abstraction Continuous voltages and time:

Digital abstraction Discrete levels, discrete time:

Register-transfer abstraction Abstract components, abstract data types: 0010 + 0001 + 0011 0100

Top-down vs. bottom-up design Top-down design adds functional detail. Create lower levels of abstraction from upper levels. Bottom-up design creates abstractions from low-level behavior. Good design needs both top-down and bottom-up efforts.

Design abstractions specification behavior function cost logic circuit English Executable program Sequential machines Logic gates transistors rectangles specification Throughput, design time Function units, clock cycles Literals, logic depth nanoseconds microns behavior function cost register- transfer logic circuit layout

FPGA design FPGA manufacturer creates an FPGA fabric; system designer uses the fabric. FPGA fabric design issues: Study sample user designs. Select interconnect topology. Create logic element structures. Design circuits, layout.

Why do we care about layout? We won’t design layout. Layout determines: Logic delay. Interconnect delay. Energy consumption. We want to understand sources of FPGA characteristics.

Design validation Must check at every step that errors haven’t been introduced-the longer an error remains, the more expensive it becomes to remove it. Forward checking: compare results of less- and more-abstract stages. Back annotation: copy performance numbers to earlier stages.