NAos new Analog observation system Stephane Deghaye AB/CO/FC section meeting 22 January 2003.

Slides:



Advertisements
Similar presentations
Network II.5 simulator ..
Advertisements

System Integration and Performance
15 th Annual Tcl/Tk Conference October 2008 Timothy L. Tomkinson Fellow Software Engineer Northrop Grumman Electronic Systems Remote Control of Test Equipment.
System Area Network Abhiram Shandilya 12/06/01. Overview Introduction to System Area Networks SAN Design and Examples SAN Applications.
EXTERNAL COMMUNICATIONS DESIGNING AN EXTERNAL 3 BYTE INTERFACE Mark Neil - Microprocessor Course 1 External Memory & I/O.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Processor support devices Part 1:Interrupts and shared memory dr.ir. A.C. Verschueren.
ESODAC Study for a new ESO Detector Array Controller.
June 19, 2002 A Software Skeleton for the Full Front-End Crate Test at BNL Goal: to provide a working data acquisition (DAQ) system for the coming full.
1 SYSTEM and MODULE DESIGN Elements and Definitions.
I/O Hardware n Incredible variety of I/O devices n Common concepts: – Port – connection point to the computer – Bus (daisy chain or shared direct access)
Chapter 2: Impact of Machine Architectures What is the Relationship Between Programs, Programming Languages, and Computers.
Chapter 13: I/O Systems I/O Hardware Application I/O Interface
The Design of Robust and Efficient Microkernel ManRiX, The Design of Robust and Efficient Microkernel Presented by: Manish Regmi
EtherCAT Driver for Remote I/O James Rowland, Ronaldo Mercado and Nick Rees.
LabView Users Group Meeting June 20 th, 2006 Process Control Using Compact Field Point/Labview Real-time Michael Tockstein Microelectronics Technology.
Chapter 11 Extending LANs: Fiber Modems, Repeaters, Bridges, & Switches Hub Bridge Switch.
 Chasis / System cabinet  A plastic enclosure that contains most of the components of a computer (usually excluding the display, keyboard and mouse)
LECTURE 9 CT1303 LAN. LAN DEVICES Network: Nodes: Service units: PC Interface processing Modules: it doesn’t generate data, but just it process it and.
Revised: Aug 1, ECE 263 Embedded System Design Lesson 1 68HC12 Overview.
1 Fault Tolerance in the Nonstop Cyclone System By Scott Chan Robert Jardine Presented by Phuc Nguyen.
APS BPM and power supply applications on micro-IOCs W. Eric Norum
Windows Operating System Internals - by David A. Solomon and Mark E. Russinovich with Andreas Polze Unit OS6: Device Management 6.1. Principles of I/O.
Overview: Linux and Unix Credit: Cailan Hao (Lancy) Instructor: Mort Anvari Date: 11/3/1999 Southeastern University (OS comparison) The symbol of Linux.
SEISLOG Linux presented at the WORKSHOP High Quality Seismic Stations and Networks for Small Budgets Volcan, Panama March, 2004 by Terje Utheim,
SNS Integrated Control System SNS Timing Master LA-UR Eric Bjorklund.
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
ODE Workshop, LIP, 07-08/04/05 SRP: Software Irakli MANDJAVIDZE DAPNIA, CEA Saclay, Gif-sur-Yvette, France.
ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
Embedded Runtime Reconfigurable Nodes for wireless sensor networks applications Chris Morales Kaz Onishi 1.
4/5/2007Data handling and transfer in the LHCb experiment1 Data handling and transfer in the LHCb experiment RT NPSS Real Time 2007 FNAL - 4 th May 2007.
CHAPTER 4 The Central Processing Unit. Chapter Overview Microprocessors Replacing and Upgrading a CPU.
GreenBus Extensions for System-On-Chip Exploration.
Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.
Chapter 2 Processes and Threads Introduction 2.2 Processes A Process is the execution of a Program More specifically… – A process is a program.
Fast Fault Finder A Machine Protection Component.
CERN Control Standards Front-End Computer Layer Stéphane Deghaye BE/CO/FE
IPHC - DRS Gilles CLAUS 04/04/20061/20 EUDET JRA1 Meeting, April 2006 MAPS Test & DAQ Strasbourg OUTLINE Summary of MimoStar 2 Workshop CCMOS DAQ Status.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
1 VxWorks 5.4 Group A3: Wafa’ Jaffal Kathryn Bean.
REDNet - Status overview Rok Stefanic Ziga Kroflic
Industrial Controls Engineering Department First CERN PXI Users Group meeting 19 th October 2011 – Hubert REYMOND – EN/ICE 1.
Beam diagnostics developments at LAPP: Digital part CTF3 Collaboration Meeting Louis Bellier, Richard Hermel, Yannis Karyotakis, Jean Tassan,
Rehab AlFallaj.  Network:  Nodes: Service units: PC Interface processing Modules: it doesn’t generate data, but just it process it and do specific task.
1 1999/Ph 514: Supported Hardware EPICS Supported Hardware Ned D. Arnold APS.
Silberschatz, Galvin, and Gagne  Applied Operating System Concepts Module 12: I/O Systems I/O hardwared Application I/O Interface Kernel I/O.
Embedded Real-Time Systems Processing interrupts Lecturer Department University.
January 2010 – GEO-ISC KickOff meeting Christian Gräf, AEI 10 m Prototype Team State-of-the-art digital control: Introducing LIGO CDS.
PXI and PXIe for Real-Time Applications
Advanced Operating Systems CS6025 Spring 2016 Processes and Threads (Chapter 2)
Introduction to threads
Operating System Overview
Kernel Design & Implementation
Processes and threads.
By Sonia Thakur James M.Conrad Presenter: Bin Huang
Topics Covered What is Real Time Operating System (RTOS)
The Software Framework available at the ATLAS ROD Crate
Overview Parallel Processing Pipelining
Applied Operating System Concepts
Status of Fast Controller EPICS Supports for ITER Project
Radiation- and Magnet field- Tolerant Power Supply System
Intro. To Operating Systems
Mid Term review CSC345.
asyn Driver Tutorial Measurement Computing 1608GX-2A0
Chapter 13: I/O Systems I/O Hardware Application I/O Interface
Process and Thread State Diagrams
Chapter 13: I/O Systems.
Internal components of a computer.
Process and Thread State Diagrams
Chapter 13: I/O Systems “The two main jobs of a computer are I/O and [CPU] processing. In many cases, the main job is I/O, and the [CPU] processing is.
Presentation transcript:

nAos new Analog observation system Stephane Deghaye AB/CO/FC section meeting 22 January 2003

Overview The nAos system The vscope application The nAos front-ends Telecom Future

The nAos system LAN Oracle database Virtual oscilloscopes Analog inputs VXI crates Triggers

The vscope application C / SQL / MOTIF; 3 rd generation of frame; LOC: 40k; Maintenance cost: ++ Feasible in Java ? (performance) 

The database 38 tables – 12 commons, 13 CPS & 13 SPS. True relational design with PK, FK and constraints Store information on: –Signal location –Menu hierarchy –Signal setting and global setting –Hardware installed –Events and statistics.

The front-ends Back-plane bus standards; Operating system and system facilities; Application.

VXI Definition of the two outer columns of the P2 to include: –A very stable 10 MHz ECL clock –ECL and analog supply voltages –ECL & TTL trigger lines –An analog summing bus –The module identification bus –The local bus (daisy chain structure) Deeper than the VME standard (x2).

CompactPCI Synchronous bus 33MHz; Wider bandwidth than in the VME (! 64x, …); Shorter back-plane available due to reflection  Bridge in the back-plane; Today, fast scopes are only in CPCI.

Operating systems VxWorks on VXI with NI CPU 030; LynxOS on VXI with VME CPU CES; Linux on CPCI with CPCI CPU (x86 based).

VxWorks on VXI RTOS; Mono-user; Everything is bound dynamically to the kernel; Use of the NI resource manager (PnP); License problem.

LynxOS on VXI LynxOS specialists at CERN; Better integration of the nAos crates; Need to write our own RESMAN (A. Gagnaire); Need to use an VME/VXI adapter. RIO 8062 PowerPC VME Controller VME Connectors Glue logic VXI Connectors

nAos FE applic. (VxWorks) Multi-threads (VxWorks)  all data shared; Written in C; One big file with everything + pseudo device driver for each HW module; Use of message queues for inter threads communication; Some nice remote diagnostic features.

nAos FE applic. (LynxOS) Multi tasks + threads for simple tasks (e.g. waiting on a handle); Use POSIX shared memory segment; Modularization of the applic (one file per process, library for HW access and for common functions); Add auto recovery & debugging features.

Process View NNN L NL L VL H VH

The nAos Protocol Messages structure GroupKeyScopeLAChannnelNoParameters Group: 1 byte, message identifier, response => MSB = 1; Key: 1 byte, comb. of the virtual scope no and the channel no; ScopeLA: 1 byte, logical address of the scope used; ChannelNo: 1 byte, channel no in the scope of LA ‘ScopeLA’ Parameters: ASCII chars depending of the group, from 0 to … NB: Several messages can be send at the same time by separating them with a ‘;’

The nAos Protocol Parameters structure No parameter. E.g SCOPE_TYPE, WS_COUNTV_UNLOCK; Fixed in number and position. E.g. ADD_SIGNAL (signalID, prio, triggerCrate, triggerId, triggerCode); Variable in number and position => tag or tag-value pair. E.g. SCOPE_ACTION(PROP_TIME, #PROP_TIME, …). UDP/IP Connectionless Unreliable

Where we want to go… The nAos needs to be re-written using standard components; The vscope application is now unmaintainable; We can share hardware and software with other groups (SiWG); nAos can be more than just curve visualisation (Contract ?) We need another way to trigger the scopes;

Trigger… True pulse (not a trigger) Tagging module Pretrigger (computed)

The END ! Thank you !

Vscope zoom