A 0.6V 205MHz 19.5ns tRC 16Mb Embedded DRAM VLSI Systems I A 0.6V 205MHz 19.5ns tRC 16Mb Embedded DRAM K. Hardee, F. Jones, D. Butler, M. Parris, M. Mound,

Slides:

Advertisements

Similar presentations

Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.

Advertisements

Computer Organization and Architecture

Semiconductor Memory Design. Organization of Memory Systems Driven only from outside Data flow in and out A cell is accessed for reading by selecting.

5-1 Memory System. Logical Memory Map. Each location size is one byte (Byte Addressable) Logical Memory Map. Each location size is one byte (Byte Addressable)

COEN 180 DRAM. Dynamic Random Access Memory Dynamic: Periodically refresh information in a bit cell. Else it is lost. Small footprint: transistor + capacitor.

Power Reduction Techniques For Microprocessor Systems

Tiered-Latency DRAM: A Low Latency and A Low Cost DRAM Architecture

Low Power Memory. Quick Start Training Agenda What constitutes low power memory Variations & vendors of low power memory How to interface using CoolRunner-II.

EECE476: Computer Architecture Lecture 25: Chapter 7, Memory and Caches The University of British ColumbiaEECE 476© 2005 Guy Lemieux.

SRAM Mohammad Sharifkhani. Effect of Mismatch.

Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.

11/29/2004EE 42 fall 2004 lecture 371 Lecture #37: Memory Last lecture: –Transmission line equations –Reflections and termination –High frequency measurements.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

11/03/05ELEC / Lecture 181 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

DRAM. Any read or write cycle starts with the falling edge of the RAS signal. –As a result the address applied in the address lines will be latched.

Week 7a, Slide 1EECS42, Spring 2005Prof. White Week 7a Announcements You should now purchase the reader EECS 42: Introduction to Electronics for Computer.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 32: Array Subsystems (DRAM/ROM) Prof. Sherief Reda Division of Engineering,

Spring 07, Feb 27 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Power Consumption in a Memory Vishwani D. Agrawal.

Die-Hard SRAM Design Using Per-Column Timing Tracking

The Solar Tracker. Solar Tracking Project Team Members: –Cristian Ruvalcaba –Ken Seal –David Clark –Mark McKinley –Richard DeJarnatt.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

Duty Ratio Controlled Push Pull Converter

1 adaptive body bias for reducing process variations nuno alves 19 / october / 2006.

Lecture 13, Slide 1EECS40, Fall 2004Prof. White Lecture #13 Announcements You should now purchase the reader EECS 40: Introduction to Microelectronics,

Lecture 5 – Power Prof. Luke Theogarajan

Lecture 151 1st Order Circuit Examples. Lecture 152 Typical Problems What is the voltage as a capacitor discharges to zero? What is the voltage as a capacitor.

Lecture 7: Power.

1 EE365 Read-only memories Static read/write memories Dynamic read/write memories.

Contemporary Logic Design Sequential Case Studies © R.H. Katz Transparency No Chapter #7: Sequential Logic Case Studies 7.6 Random Access Memories.

Low Voltage Low Power Dram

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

ECE 456 Computer Architecture

EEL 5708 Memory technology Lotzi Bölöni. EEL 5708 Acknowledgements All the lecture slides were adopted from the slides of David Patterson (1998, 2001)

A Class Presentation for VLSI Course by : Fatemeh Refan Based on the work Leakage Power Analysis and Comparison of Deep Submicron Logic Gates Geoff Merrett.

Dept. of Computer Science, UC Irvine

Higher order effects Channel Length Modulation Body Effect Leakage current.

Memory /27/081ECE Lecture 13 Memory 2.

Optimizing DRAM Timing for the Common-Case Donghyuk Lee Yoongu Kim, Gennady Pekhimenko, Samira Khan, Vivek Seshadri, Kevin Chang, Onur Mutlu Adaptive-Latency.

80-Tile Teraflop Network-On- Chip 1. Contents Overview of the chip Architecture ▫Computational Core ▫Mesh Network Router ▫Power save features Performance.

An 800-MHz Embedded DRAM With a Concurrent Refresh mode Toshiaki Kirihata, Senior Member, IEEE, Paul Parries, David R. Hanson, Hoki Kim, Member, IEEE,

Master in Microelectronics technology and Manufacturing Management E. Sicard - introducting 90nm 4. Introducing 90nm technology.

Simultaneous Supply, Threshold and Width Optimization for Low-Power CMOS Circuits With an aside on System based shutdown. Gord Allan PhD Candidate ASIC.

312 Mhz 16-Mb Random Cycle Embedded DRAM Macro for Mobile applications A paper by: Fukashi Morishita, Isamu Hayashi, Hideto Matsuoka, Kazuhiro Takahashi,

Semiconductor Memory Types

A memory is just like a human brain. It is used to store data and instructions. Computer memory is the storage space in computer where data is to be processed.

Masaya Miyahara, James Lin, Kei Yoshihara and Akira Matsuzawa Tokyo Institute of Technology, Japan A 0.5 V, 1.2 mW, 160 fJ, 600 MS/s 5 bit Flash ADC.

A 333MHz DRAM with Floating Body Cell (FBC) VLSI Systems I Fall 2007 Hamid Abbasalizadeh.

FaridehShiran Department of Electronics Carleton University, Ottawa, ON, Canada SmartReflex Power and Performance Management Technologies.

Chapter 5 Internal Memory. contents  Semiconductor main memory - organisation - organisation - DRAM and SRAM - DRAM and SRAM - types of ROM - types of.

Memory design of 8 Mb using Loadless CMOS Four-Transistor SRAM Cell in a 0.25-um Logic Technology Presented By: Gaurav Raja (2003EEN0013) Sonal Singh (2003EEN0007)

YASHWANT SINGH, D. BOOLCHANDANI

Lecture 3. Lateches, Flip Flops, and Memory

Chapter 5 Internal Memory

SRAM Memory External Interface

Dynamic Random Access Memory (DRAM) Basic

MOS Memory and Storage Circuits

William Stallings Computer Organization and Architecture 8th Edition

Information Storage and Spintronics 10

Lecture 14 - Dynamic Memory

Jeremie S. Kim Minesh Patel Hasan Hassan Onur Mutlu

332:479 Concepts in VLSI Design Lecture 24 Power Estimation

Computer Architecture

William Stallings Computer Organization and Architecture 7th Edition

William Stallings Computer Organization and Architecture 8th Edition

Chapter 4: MEMORY.

STAR-DELTA RELAYS M STAR-DELTA BOX FAN 3 K3 K1 K2 N L1 L2 L

Bob Reese Micro II ECE, MSU

Presentation transcript:

A 0.6V 205MHz 19.5ns tRC 16Mb Embedded DRAM VLSI Systems I A 0.6V 205MHz 19.5ns tRC 16Mb Embedded DRAM K. Hardee, F. Jones, D. Butler, M. Parris, M. Mound, H. Calendar, G. Jones, L. Aldrich, C. Gruenschlaeger, M. Miyabayashi, K. Taniguchi, T. Arakawa

A 0.6V 205MHz 19.5ns tRC 16Mb Embedded DRAM VLSI Systems I Overview Primary use –Embedded DRAM Uniqueness claim –Ultra-low supply voltage (0.6V) for low power consumption Difficulties of low voltage operation –Reduced transistor thresholds cause greater off current –At low voltages, circuit speed is more dependent on manufacturing variations –Low voltages make bitline sensing more difficult

A 0.6V 205MHz 19.5ns tRC 16Mb Embedded DRAM VLSI Systems I Overview (continued) Solution #1 –Current through reference transistor is monitored and body bias is regulated to increase Vt during quiescent periods –Improves speed for slow process conditions by 63% –Reduces leakage current by 75% Solution #2 –A sleep mode is introduced that further reduces leakage current Solution #3 –Extra low Vt (0.2V) transistors are used to provide low-voltage sensing for bitlines

A 0.6V 205MHz 19.5ns tRC 16Mb Embedded DRAM VLSI Systems I Detailed Specifications Size16Mb Power Supply0.7V & 2.5V Cell Size0.195um 2 Cell Capacitance40fF Bitline BiasVcc/2 =.35V Maximum Refresh Time128ms Maximum Cells / Row128 Interface / ClockingSDR External IO Voltage3.0V Number of Banks4