Stress Resistant Scheduling Algorithms for CIOQ Switches Prashanth Pappu Applied Research Laboratory Washington University in St Louis “Stress Resistant.

Slides:



Advertisements
Similar presentations
EE384y: Packet Switch Architectures
Advertisements

1 Outline  Why Maximal and not Maximum  Definition and properties of Maximal Match  Parallel Iterative Matching (PIM)  iSLIP  Wavefront Arbiter (WFA)
Congestion Control Reasons: - too many packets in the network and not enough buffer space S = rate at which packets are generated R = rate at which receivers.
Abhay.K.Parekh and Robert G.Gallager Laboratory for Information and Decision Systems Massachusetts Institute of Technology IEEE INFOCOM 1992.
Jon Turner Extreme Networking Achieving Nonstop Network Operation Under Extreme Operating Conditions.
Router Architecture : Building high-performance routers Ian Pratt
Chen-Nien Tsai 2008/10/16 1 Wireless and Broadband Network Laboratory (WBNLAB) Dept. of CSIE, NTUT.
Nick McKeown CS244 Lecture 6 Packet Switches. What you said The very premise of the paper was a bit of an eye- opener for me, for previously I had never.
Algorithm Orals Algorithm Qualifying Examination Orals Achieving 100% Throughput in IQ/CIOQ Switches using Maximum Size and Maximal Matching Algorithms.
1 Input Queued Switches: Cell Switching vs. Packet Switching Abtin Keshavarzian Joint work with Yashar Ganjali, Devavrat Shah Stanford University.
CS 268: Router Design Ion Stoica March 1, 2004.
1 Comnet 2006 Communication Networks Recitation 5 Input Queuing Scheduling & Combined Switches.
10 - Network Layer. Network layer r transport segment from sending to receiving host r on sending side encapsulates segments into datagrams r on rcving.
1 ENTS689L: Packet Processing and Switching Buffer-less Switch Fabric Architectures Buffer-less Switch Fabric Architectures Vahid Tabatabaee Fall 2006.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion MSM.
CSIT560 by M. Hamdi 1 Course Exam: Review April 18/19 (in-Class)
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion The.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Scaling.
1 Internet Routers Stochastics Network Seminar February 22 nd 2002 Nick McKeown Professor of Electrical Engineering and Computer Science, Stanford University.
CS 268: Lecture 12 (Router Design) Ion Stoica March 18, 2002.
1 EE384Y: Packet Switch Architectures Part II Load-balanced Switches Nick McKeown Professor of Electrical Engineering and Computer Science, Stanford University.
CSIT560 By M. Hamdi 1 Packet Scheduling/Arbitration in Virtual Output Queues and Others.
CIST560 by M. Hamdi 1 Packet Scheduling/Arbitration in Virtual Output Queues: Maximal Matching Algorithms (Part II)
1 Trend in the design and analysis of Internet Routers University of Pennsylvania March 17 th 2003 Nick McKeown Professor of Electrical Engineering and.
COMP680E by M. Hamdi 1 Course Exam: Review April 17 (in-Class)
1 Achieving 100% throughput Where we are in the course… 1. Switch model 2. Uniform traffic  Technique: Uniform schedule (easy) 3. Non-uniform traffic,
CSIT560 by M. Hamdi 1 Packet Scheduling/Arbitration in Virtual Output Queues and Others.
1 Netcomm 2005 Communication Networks Recitation 5.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Maximal.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Scheduling.
1 Scheduling Crossbar Switches Who do we chose to traverse the switch in the next time slot? N N 11.
Pipelined Two Step Iterative Matching Algorithms for CIOQ Crossbar Switches Deng Pan and Yuanyuan Yang State University of New York, Stony Brook.
Localized Asynchronous Packet Scheduling for Buffered Crossbar Switches Deng Pan and Yuanyuan Yang State University of New York Stony Brook.
Computer Networks Switching Professor Hui Zhang
Load Balanced Birkhoff-von Neumann Switches
Belgrade University Aleksandra Smiljanić: High-Capacity Switching Switches with Input Buffers (Cisco)
An Integrated IP Packet Shaper and Scheduler for Edge Routers MSEE Project Presentation Student: Yuqing Deng Advisor: Dr. Belle Wei Spring 2002.
Dynamic Networks CS 213, LECTURE 15 L.N. Bhuyan CS258 S99.
CS 552 Computer Networks IP forwarding Fall 2005 Rich Martin (Slides from D. Culler and N. McKeown)
High Speed Stable Packet Switches Shivendra S. Panwar Joint work with: Yihan Li, Yanming Shen and H. Jonathan Chao New York State Center for Advanced Technology.
Enabling Class of Service for CIOQ Switches with Maximal Weighted Algorithms Thursday, October 08, 2015 Feng Wang Siu Hong Yuen.
Summary of switching theory Balaji Prabhakar Stanford University.
Univ. of TehranAdv. topics in Computer Network1 Advanced topics in Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
Engineering Jon Turner Computer Science & Engineering Washington University Coarse-Grained Scheduling for Multistage Interconnects.
Routers. These high-end, carrier-grade 7600 models process up to 30 million packets per second (pps).
ISLIP Switch Scheduler Ali Mohammad Zareh Bidoki April 2002.
Packet Forwarding. A router has several input/output lines. From an input line, it receives a packet. It will check the header of the packet to determine.
1 Performance Guarantees for Internet Routers ISL Affiliates Meeting April 4 th 2002 Nick McKeown Professor of Electrical Engineering and Computer Science,
Crossbar Switch Project
Jon Turner Resilient Cell Resequencing in Terabit Routers.
Belgrade University Aleksandra Smiljanić: High-Capacity Switching Switches with Input Buffers (Cisco)
An Efficient Gigabit Ethernet Switch Model for Large-Scale Simulation Dong (Kevin) Jin.
Buffered Crossbars With Performance Guarantees Shang-Tse (Da) Chuang Cisco Systems EE384Y Thursday, April 27, 2006.
SNRC Meeting June 7 th, Crossbar Switch Scheduling Nick McKeown Professor of Electrical Engineering and Computer Science, Stanford University
Improving Matching algorithms for IQ switches Abhishek Das John J Kim.
Queue Scheduling Disciplines
Topics in Internet Research: Project Scope Mehreen Alam
Univ. of TehranIntroduction to Computer Network1 An Introduction to Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
Input buffered switches (1)
Providing QoS in IP Networks
Univ. of TehranIntroduction to Computer Network1 An Introduction to Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
scheduling for local-area networks”
CS 268: Router Design Ion Stoica February 27, 2003.
Packet Forwarding.
Addressing: Router Design
Distributed Crossbar Schedulers
Packet Scheduling/Arbitration in Virtual Output Queues and Others
Outline Why Maximal and not Maximum
Design Review.
EE 122: Lecture 7 Ion Stoica September 18, 2001.
Presentation transcript:

Stress Resistant Scheduling Algorithms for CIOQ Switches Prashanth Pappu Applied Research Laboratory Washington University in St Louis “Stress Resistant Scheduling Algorithms for CIOQ switches”, Prashanth Pappu, Jon Turner. To appear in ICNP 2003.

Prashanth Pappu Anatomy of a Router Switch Fabric IPP OPP Line Card IPP OPP Line Card IPP OPP Line Card IPP OPP Line Card IPP OPP Line Card IPP OPP Line Card Control Processor  Port processor queue packets and make routing decisions  Line cards encode data for transmission on target physical layer.  Control processor – routing protocols and monitoring functions.

Prashanth Pappu Output Queuing  Queuing is done only at output ports.  Maximizes throughput.  Contentions between packets - only at output ports.  Speedup=N, impractical but ideal model. Switching Fabric Output Ports Input Ports

Prashanth Pappu Combined Input Output Queuing (CIOQ)  Use of VOQs.  Crossbar configured by centralized scheduler.  Bipartite graph matching problem. Switching Fabric Output Ports Input Ports … … Centralized Scheduler

Prashanth Pappu Stability results  Maximum size matching (MSM) – stable for i.i.d, uniform, admissible traffic.  Maximum weight matching (MWM) – stable for independent, admissible traffic.  Too complex, O(N 5/2 ) and O(N 3 logN).  Switch with 10 Gb/s links has < 40 ns to make scheduling decision.  Maximal size matching algorithms – Parallel Iterative Matching (PIM) and iterative SLIP (iSLIP).

Prashanth Pappu Parallel iterative Matching (PIM)  Iterative matching algorithm  each unmatched input sends request to every output for which it has a queued cell.  unmatched outputs randomly pick a request and send grant.  if input receives multiple grants, it picks one randomly.  O(log N) convergence.

Prashanth Pappu iterative SLIP (iSLIP)  Iterative matching algorithm  unmatched inputs send requests to unmatched outputs (for which they have cells)  unmatched outputs pick a request that appears next in a fixed round-robin order from an input pointer. (input pointer is updated only in first iteration)  if input gets multiple grants, it picks one that appears next in a fixed round robin order from an output pointer. (update of output pointer)  Desynchronization effect.  Simple to implement but do not perform well under extreme traffic conditions.

Prashanth Pappu Worst case results  Critical Cells First (CCF) can emulate output queuing with speedup =2.  Lowest occupancy output first algorithm is work conserving with speedup =2.  Can be augmented with timestamps to emulate output queuing. (speedup=3)

Prashanth Pappu LOOFA  Iterative matching algorithm  unmatched inputs send requests to outputs with lowest occupancy (for which they have queued cells)  outputs pick a request randomly and send grant to input  O(N) iterations to perform correctly.  Work conserving with speedup of 2.  Significant result but not practical.

Prashanth Pappu Traffic in IP networks  Unregulated nature of IP networks can cause sustained overloads.  use of slow congestion control mechanisms  limited route diversity makes congested links common  use of route selection mechanisms not guided by session bandwidth needs  sudden route changes causing rapid traffic shifts  malicious users  How do practical scheduling algorithms perform in these conditions?

Prashanth Pappu Solution  We use targeted stress tests to  study performance of practical scheduling algorithms under extreme conditions  study performance of work conserving scheduling algorithms under speedups < 2  design stress resistant scheduling algorithms which maintain throughput under uniform traffic and stress tests and can still be implemented at high speeds.

Prashanth Pappu Miss fraction  Previous work use average queuing delay as a metric.  Not useful under inadmissible traffic conditions.  Miss fraction miss fraction = 1 – N A /N I  Determines relative loss in throughput.

Prashanth Pappu Stress Test phase 1phase 2phase 3phase 4  Adversary approach in overloading (stressing) various outputs.  Output with empty queues have cells queued at various inputs.  Inputs with cells for an empty output also have cells queued for other outputs.  Test can be varied by changing number of participating inputs or phases.

Prashanth Pappu Stress Test (Example)  PIM (speedup =1.5). Stress test with 3 participating inputs, 4 phases.

Prashanth Pappu PIM (under uniform traffic) Average Queuing delays Miss fraction

Prashanth Pappu iSLIP (under uniform traffic) Average Queuing delays Miss fraction

Prashanth Pappu Stress Tests Test A (Worst case for PIM(4), speedup=2) Test B (Worst case for LOOFA, speedup=2)

Prashanth Pappu Stress resistant algorithms  Better performance of LOOFA suggests, ordering outputs is the key.  Complete ordering can make algorithms too complex to implement.  But traffic conditions are persistent and change slowly, use approximate ordering schemes.  Lowest Layer Selection (LLS) heuristic which achieves a coarser ordering of outputs.  Odd-even sorting which achieves approximate ordering but converges to ideal ordering under persistent traffic conditions.

Prashanth Pappu Lowest Layer Selection  achieves coarser ordering  bigger layers for larger queue lengths  beyond a queue limit all outputs are treated equal  number of layers independent of N.  algorithms give priority to outputs in lowest layer in accept phase.  priority encoder or N-way minimum finding circuit can be used on a grant vector.

Prashanth Pappu Lowest Layer Selection - Random (LLS-R)  Iterative matching algorithm  each unmatched input sends request to every output for which it has a queued cell.  unmatched outputs randomly pick a request and send grant.  if input receives multiple grants, it picks one randomly from lowest layer.  O(log N) convergence still holds.

Prashanth Pappu Lowest Layer Selection –SLIP (LLS-S)  Iterative matching algorithm  unmatched inputs send requests to unmatched outputs (for which they have cells)  unmatched outputs pick a request that appears next in a fixed round-robin order from an input pointer. (input pointer is updated only in first iteration)  if input gets multiple grants, it picks one that appears next in the lowest layer in a fixed round robin order from an output pointer. (update of output pointer)  Both LLS-R and LLS-S have the same performance as PIM and iSLIP under uniform traffic.

Prashanth Pappu Stress Test Miss fractions for LLS-R, LLS-S (using 16 layers) and LOOFA. Test A Test B

Prashanth Pappu Stress Test Miss fractions for LLS-S and LLS-R (single iteration) with varying layers. LLS-S (Test A)LLS-R (Test A)

Prashanth Pappu Approximate LOOFA (A-LOOFA)  LOOFA is complex but can be used as the basis for a practical algorithm (with similar performance)

Prashanth Pappu Approximate LOOFA (A-LOOFA)  Matching in A-LOOFA is accomplished using a simple combinational circuit.  O(N) but constant factor is determined by gate delays (2N times delay in each block). .13 um ASIC process, gate delays are ps. Match can be completed in ns.

Prashanth Pappu A-LOOFA  Columns are ordered using odd-even sort.  for all even j q j+1.  Similarly, for all odd j < N-1  Rows are ordered using a permutation based on perfect shuffle (to ensure fairness).  for all even i<N, generate a pseudo random bit x i.  if x i = 0, values in row i are moved to row i/2 and those in i+1 are moved to (N+i)/2.  else, values in row i are moved to row (N+i)/2 and values in row i+1 are moved to row i/2.

Prashanth Pappu A-LOOFA performance Test ATest B