SEQUENTIAL LOGIC By Tom Fitch. Types of Circuits Combinational: Gates Combinational: Gates Sequential: Flip-Flops Sequential: Flip-Flops.

Slides:

Advertisements

Similar presentations

Lab 08: SR Flip Flop Fundamentals:

Advertisements

Digital Techniques Fall 2007 André Deutz, Leiden University

Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.

Synchronous Sequential Logic

Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.

Changes in input values are reflected immediately (subject to the speed of light and electrical delays) on the outputs Each gate has an associated “electrical.

Give qualifications of instructors: DAP

COE 202: Digital Logic Design Sequential Circuits Part 1 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM.

CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.

ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.

Classification of Digital Circuits  Combinational. Output depends only on current input values.  Sequential. Output depends on current input values and.

Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.

1 Lecture 20 Sequential Circuits: Latches. 2 Overview °Circuits require memory to store intermediate data °Sequential circuits use a periodic signal to.

Sequential Logic Computer Organization Ellen Walker Hiram College Figures from Computer Organization and Design 3ed, D.A. Patterson & J.L. Hennessey, Morgan.

Dr. ClincyLecture1 Appendix A – Part 2: Logic Circuits Current State or output of the device is affected by the previous states Circuit Flip Flops New.

1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits – I Flip-Flops A sequential circuit is a logic components whose outputs.

Digital Logic Design Brief introduction to Sequential Circuits and Latches.

+ CS 325: CS Hardware and Software Organization and Architecture Sequential Circuits 1.

Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.

CS 300 – Lecture 3 Intro to Computer Architecture / Assembly Language Sequential Circuits.

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

Chapter 3 Continued Logic Gates Logic Chips Combinational Logic Sequential Logic Flip Flops Registers Memory Timing State Machines.

Overview Logic Combinational Logic Sequential Logic Storage Devices SR Flip-Flops D Flip Flops JK Flip Flops Registers Addressing Computer Memory.

Overview Recall Combinational Logic Sequential Logic Storage Devices

Lecture 4: Computer Memory

CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.

A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.

ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)

Midterm Wednesday Chapter 1-3: Number /character representation and conversion Number arithmetic CMOS logic elements Combinational logic elements and design.

Fall 2007 L16: Memory Elements LECTURE 16: Clocks Sequential circuit design The basic memory element: a latch Flip Flops.

Sequential Circuit Introduction to Counter

Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.

Components used in the the Project J-K Flip Flop Switch Power Alternator 7-Segment Display Coded Decimal (BCD) Display.

Lecture 10 Topics: Sequential circuits Basic concepts Clocks

Objectives: Given input logice levels, state the output of an RS NAND and RS NOR. Given a clock signal, determine the PGT and NGT. Define “Edge Triggered”

COE 202: Digital Logic Design Sequential Circuits Part 1

Flip_Flops  Logic circuits are classified ito two groups  1. The combinational logic circuits,using the basic gates AND,OR and NOT.  2. Sequential.

Rabie A. Ramadan Lecture 3

1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.

ECA1212 Introduction to Electrical & Electronics Engineering Chapter 9: Digital Electronics – Sequential Logic by Muhazam Mustapha, November 2011.

4. Computer Maths and Logic 4.2 Boolean Logic Logic Circuits.

CS 352 : Computer Organization and Design University of Wisconsin-Eau Claire Dan Ernst Latches & Flip-Flops.

June 9, s Massachusetts Institute of Technology 6.11s: Design of Motors, Generators and Drive Systems Switching Patterns and Simple Implementation.

Registers; State Machines Analysis Section 7-1 Section 5-4.

1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.

Sequential Logic Computer Organization II 1 © McQuain A clock is a free-running signal with a cycle time. A clock may be either high or.

LECTURE IX CH 5 LATCHES AND FLIP-FLOPS. Sequential logic circuits by definition progressive from one logic state to the next. In order for this to occur,

Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.

CO5023 Latches, Flip-Flops and Decoders. Sequential Circuit What does this do? The OUTPUT of a sequential circuit is determined by the current output.

Dept. of Electrical and Computer Eng., NCTU 1 Lab 8. D-type Flip-Flop Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.

Sequential Logic Flip-Flop Circuits By Dylan Smeder.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Latches, Flip Flops, and Memory ECE/CS 252, Fall 2010 Prof. Mikko Lipasti Department of Electrical and Computer Engineering University of Wisconsin – Madison.

ECE 301 – Digital Electronics Brief introduction to Sequential Circuits and Latches (Lecture #14)

ECE 331 – Digital System Design Introduction to Sequential Circuits and Latches (Lecture #16)

COMBINATIONAL AND SEQUENTIAL CIRCUITS Guided By: Prof. P. B. Swadas Prepared By: BIRLA VISHVAKARMA MAHAVDYALAYA.

7. Latches and Flip-Flops Digital Computer Logic.

Lab 08: SR Flip Flop Fundamentals:

Clocks A clock is a free-running signal with a cycle time.

Introduction to Advanced Digital Design (14 Marks)

FIGURE 5.1 Block diagram of sequential circuit

Digital Design Lecture 9

Lesson Objectives Aims

Jeremy R. Johnson Mon. Apr. 3, 2000

Sequential Logic.

Flip Flops Unit-4.

Sequential circuit analysis

Systems Architecture I

Presentation transcript:

SEQUENTIAL LOGIC By Tom Fitch

Types of Circuits Combinational: Gates Combinational: Gates Sequential: Flip-Flops Sequential: Flip-Flops

Sequential Circuits Why are they so important? Why are they so important? they have memory they have memory the memory is based on the inputs AKA “feedback” the memory is based on the inputs AKA “feedback” the previous state is the input/memory control the previous state is the input/memory control used in all kinds of finite state machines used in all kinds of finite state machines

Clocks and Flip-Flops The Clock The Clock output is based on the clock, Q and Q’ are not always the same output is based on the clock, Q and Q’ are not always the same

Clock Edge Trigger Positive Edge vs. Negative Edge Positive Edge vs. Negative Edge when does the circuit test the inputs? when does the circuit test the inputs?

S-R Flip-Flop An SR Flip Flop is an arrangements of logic gates that maintains a stable output even after the inputs are turned off. This simple flip flop circuit has a set input (S) and a reset input (R). The set input causes the output of 0 (top output) and 1 (bottom output). The reset input causes the opposite to happen (top = 1, bottom =0). Once the outputs are established, the wiring of the circuit is maintained until S or R go high, or power is turned of to the circuit. An SR Flip Flop is an arrangements of logic gates that maintains a stable output even after the inputs are turned off. This simple flip flop circuit has a set input (S) and a reset input (R). The set input causes the output of 0 (top output) and 1 (bottom output). The reset input causes the opposite to happen (top = 1, bottom =0). Once the outputs are established, the wiring of the circuit is maintained until S or R go high, or power is turned of to the circuit. This is a simple model of how a bit of RAM can be perpetuated. There are many issues not shown here such as timing inputs and synchronization, but the simplicity of the circuit gives you an idea of how RAM operates. This is a simple model of how a bit of RAM can be perpetuated. There are many issues not shown here such as timing inputs and synchronization, but the simplicity of the circuit gives you an idea of how RAM operates. Definition: Definition:

S-R Flip-Flop Implementation: Implementation: notice that the output is based on the previous state of the circuit notice that the output is based on the previous state of the circuit output = S OR (R’ AND state) output = S OR (R’ AND state)

Remember Those Flip-Flops? They’re just a function of the output, same as an S-R Flip-Flop They’re just a function of the output, same as an S-R Flip-Flop this is how sequential circuits are based on the output this is how sequential circuits are based on the output

D Flip-Flop Example How does a clocked D Flip-Flop work? How does a clocked D Flip-Flop work? one input, and the clock one input, and the clock but you get the outputs by NOR’ing with the other output! but you get the outputs by NOR’ing with the other output!

T Flip-Flop Example Implementing a clocked T Flip-Flop Implementing a clocked T Flip-Flop one input, and the clock one input, and the clock need to do more work this time… outputs AND with the input need to do more work this time… outputs AND with the input

Is This For Real? Finite State Machines Finite State Machines Adders Adders Registers Registers