FECC/SAIOC/RTEMS Making Lemonade. FECC “Slow” Code (in PC) –Ported iRMX code –By Bob Sass and Tony –As little hand work as possible –EPICS OSI layer –Dual.

Slides:



Advertisements
Similar presentations
Make This work with EPICS! 2006
Advertisements

Dayle Kotturi and Stephanie Allison Facility Advisory Committee Meeting April 20-21,
Stephanie Allison/John Dusatko EPICS Collaboration Meeting May 1, Timing and Event System for the LCLS Electron Accelerator*
Stephanie Allison Integration with the SLC Control April 7, 2005 Introduction PNET Receiver VME Module SLC-Aware IOC Existing.
Students:Gilad Goldman Lior Kamran Supervisor:Mony Orbach Network Sniffer.
LCLS Control Group Sheng Peng October 26, Camera Interface Discussion.
Tom Himel Linac Controls Upgrade Nov SLAC National Accelerator Laboratory 1 Linac Controls Upgrade Status Tom Himel.
1 Network Packet Generator Characterization presentation Supervisor: Mony Orbach Presenting: Eugeney Ryzhyk, Igor Brevdo.
Stephanie Allison LCLS Integration with SLC October 12, 2004 Integration with SLC LCLS Facility Advisory Committee Oct 12, 2004 Introduction.
1 Tom Himel 1 Status of the Linac Controls Upgrade LCLS FAC review Status of the Linac Controls Upgrade Tom Himel June 8, 2009.
Stephanie Allison Integration with the SLC Control Oct 27, Introduction Demo SLC-Aware IOC Plans for Next 12 Months.
SLAC FECC-III INTEGRATION ISSUES Eric J. Siskind June 12, 2003 Stanford Linear Accelerator Center.
Embedded Transport Acceleration Intel Xeon Processor as a Packet Processing Engine Abhishek Mitra Professor: Dr. Bhuyan.
Dayle Kotturi SLC April 29, 2004 Outline Motivation Key Components Status Update SLC / EPICS Timing Software Tasks Hardware.
Patrick Krejcik LCLS November 11-12, 2008 SLAC National Accelerator Laboratory 1 Post-commissioning Controls Enhancements.
OSI and Architecture Independent Device Driver Jim Chen HYTEC ELECTRONICS LIMITED Spring 2013 – Diamond Light Source.
Sheng Peng March,  We are talking about CPU board, not CPU  No embedded low-power low-performance mobile CPU is needed  We don’t seem to have.
Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.
SPEAR 3 Upgrade SSRL/SLAC January 2001  Computer Control System  Beam Monitoring and Feedback Systems  Timing System  Machine Protection Systems 
Single Board Computers and Industrial PC Hardware at the CLS
5 Feb 2002Alternative Ideas for the CALICE Backend System 1 Alternative Ideas for the CALICE Back-End System Matthew Warren and Gordon Crone University.
EPICS Insertion Device Control System Pete Owens EPICS Collaboration Meeting June 2003 Control System for a Helical Undulator Pete Owens Daresbury Laboratory.
CLS: Control System E. Matias, R. Berg, G. Wright, T. Wilson, T. Johnson, R. Tanner and H. Zhang Canadian Light Source University of Saskatchewan Invited.
IMPLEMENTATION OF SOFTWARE INPUT OUTPUT CONTROLLERS FOR THE STAR EXPERIMENT J. M. Burns, M. Cherney*, J. Fujita* Creighton University, Department of Physics,
GBT Interface Card for a Linux Computer Carson Teale 1.
LCLS Timing Software and Plan 1 Controls Timing Workshop EPICS Collaboration Meeting SLAC LCLS Timing Software and Plan April Kukhee Kim.
Dec 8-10, 2004EPICS Collaboration Meeting – Tokai, Japan MicroIOC: A Simple Robust Platform for Integrating Devices Mark Pleško
Ethernet Based Embedded IOC for FEL Control Systems J. Yan, D. Sexton, Al Grippo, W. Moore, and K. Jordan ICALEPCS 2007 October 19, 2007 Knoxville Convention.
Micro-Research Finland Oy Components for Integrating Device Controllers for Fast Orbit Feedback Jukka Pietarinen EPICS Collaboration Meeting Knoxville.
Dayle Kotturi Lehman Review May 10-12, 2005 LCLS Timing Outline Scope SLC Master Pattern Generator Introducing the PNET VME receiver.
Controls Group May 22-24, 2002 EPICS Collaboration PC-104 Use at JLAB Arne Freyberger.
EPICS Collaboration Meeting Fall PAL October 22 ~ 26, 2012 LCLS-I/LCLS-II Timing System Low Level Kukhee Kim for LCLS Timing Team ICD Software,
June 3, 2005H Themann SUSB Physics & Astronomy 1 Phenix Silicon Pixel FEM S. Abeytunge C. Pancake E. Shafto H. Themann.
NIOS II Ethernet Communication Final Presentation
ATF Control System and Interface to sub-systems Nobuhiro Terunuma, KEK 21/Nov/2007.
SLAC CONTROL SYSTEM FRONT-END HARDWARE UPGRADE Eric J. Siskind March 7, 2002 Stanford Linear Accelerator Center.
K. Luchini LCLS Week, October 26, 2005 Magnet Controls K. Luchini Overview Hardware Software SLC Aware IOC Database Modeling.
K. Luchini LCLS Injector /BC1 Magnet PS Final Design Review, March 30, Injector and BC1 Magnet PS Controls K. Luchini.
GPIB Device Control with COSYLAB microIOC COSYLAB microIOC Development for microIOC with SDK GPIB device control microIOCs in SLAC Things learned Jingchen.
Brian Hixenbaugh Network Managment. My Home Network.
Stephanie Allison LCLS Controls Software Meeting Dec 6, 2007 How To Set Up for the Event System on an IOC with an EVR(s) Assumes.
The recent history and current state of the linac control system Tom Himel Dec 1,
Stephanie Allison SLC-Aware April 5, 2005 Introduction Description Issues Progress Plans for 2005 SLC-Aware IOC LCLS Collaboration,
Migration to PPC at JLab Richard Dickson. VME data interface differences: CPU VMEchip2 VME mvme177 System Local Bus PPC 750 CPU Raven VME mvme2700.
Connecting LabVIEW to EPICS network
Stanford Linear Accelerator Center Ron Chestnut EPICS Collaboration Mtg May 21-23, SLAC EPICS Projects Yesteryear, Today, and Tomorrow.
1 1999/Ph 514: Supported Hardware EPICS Supported Hardware Ned D. Arnold APS.
K. Luchini LCLS Injector /BC1 Magnet PS Final Design Review, March 30, Injector and BC1 Magnet PS Controls K. Luchini.
Robert C. Sass Sheng Peng LCLS Upgrade Review June IOC Requirements 1 LCLS Phase I Upgrade; IOC CAMAC Support Requirements Robert C. Sass Sheng.
Debbie Rogind LCLS Magnet June 15, 2006 LCLS Magnet Control Challenging Design Issues “How to integrate the legacy system.
Control System Overview J. Frederick Bartlett Fermilab June 1,1999.
Debbie Rogind Diane Fairley SLC-Aware BSAC Facility Requirements Review May 26, 2005 SLC Aware IOC BSAC* Facility Requirements Review *Beam Synchronous.
The BaBar Online Detector Control System Upgrade Matthias Wittgen, SLAC.
Debbie Rogind LCLS Magnet June 15, 2006 LCLS Magnet Control Challenging Design Issues Subsystem architecture, or… “How.
4. Operations and Performance M. Lonza, D. Bulfone, V. Forchi’, G. Gaio, L. Pivetta, Sincrotrone Trieste, Trieste, Italy A Fast Orbit Feedback for the.
From VME/RTEMS to Industrial PC/LinuxRT: A Migration Story Mitch D’Ewart May EPICS Collaboration Meeting May 2015.
K. Luchini LCLS Lehman Review - Controls Breakout, May 11th 2005 Magnet Power Supplies K. Luchini Overview Hardware Software.
© 2006 Cisco Systems, Inc. All rights reserved.Cisco PublicITE I Chapter 6 1 Cisco Routers.
Computer System Structures
SLAC I&C Division / EE Department
SLC-Aware IOC LCLS Collaboration Jan 26, 2005
Introduction Functional Requirements (Stephanie) SLC Executive (Diane)
ATF/ATF2 Control System
LCLS Timing Software and Plan
Development of Embedded EPICS on F3RP61-2L
ATF2 Mover Software 15 December 2008
LCLS Timing Outline Scope The order of things
Timing and Event System for the LCLS Electron Accelerator
LCLS Timing Outline Scope The order of things
EPICS: Experimental Physics and Industrial Control System
Presentation transcript:

FECC/SAIOC/RTEMS Making Lemonade

FECC “Slow” Code (in PC) –Ported iRMX code –By Bob Sass and Tony –As little hand work as possible –EPICS OSI layer –Dual NIC Regular Feedback/Pnet –Coexists with SAIOC –Uses SAIOC core functions –Receives PNET via Ethernet –Point-to-Point fiber serial connection to FECC Fast (new HW) –PPC embedded in FPGA fabric –IP only (no TCP/UDP) –Fast (NMI) code –Does BPM data –Receives PNET via fast link –Proprietary RTS –No debugging capability –Drives several busses SLAC CAMAC Standard CAMAC Bitbus

FECC Work by Sass, Gromme, Siskind Target date June 2006 PC side has PCIL serial link driver Driver useable by ported iRMX and EPICS Feedback to run in PC Feedback to use UDP instead of KISNET Replaces multibus & micro

Current Micro Setup Multibus crate With Multibus Format Intel CPU Camac SLCNET to VMS CAMAC Branch Driver PNET broadcast

FECC Setup PC running in MCC Camac Ethernet to VMS PNET broadcast (Ethernet) FECC Running Camac control And BPM acq. Point-to-point fiber serial link Standard Camac Bitbus

Software Division “Slow” Message Database Magnet Stat Anlg Fast BPM, Timing (360 Hz int) “Slow” Message Database Magnet Stat Anlg Fast BPM, Timing (360 Hz int) iRMX Multibus Micro RTEMS or Linux PC FECC Camac commands PNET, BPM FECC Driver + PCI card The ethernet PNET broadcast means there are hard realtime requirements

SLC-Aware IOC (SAIOC) EPICS OSI as basis SLC part looks like micro EPICS part does I/O EPICS part is separable from SLC part Only BSAC (BPM) and Magnet support All analog/digital in EPICS only Used as basis for FECC iRMX port

SLC-Aware IOC Modified SLC-style Messaging Database Task dispatching Pure EPICS Implementation Communicating With rest of VME Crate and hardware Ethernet communication to VMS This code uses the EPICS OSI implementation. It is currently developed on a linux platform and run on RTEMS in a VME crate. It is designed such that VMS sees this aggregate as a micro but that it can run as an EPICS-only implementation later

SLC-Aware IOC with FECC Modified SLC-style Messaging Database Task dispatching Pure EPICS Implementation Communicating With Hardware By sharing the FECC driver with iRMX Ethernet communication to VMS Port of rest of iRMX Code. FECC Driver This runs in A PC, just like The pure FECC Idea. System is Linux or RTEMS. E Add EPICS record support for camac addressing via FECC Camac branch

FECC-PC to EPICS migration One driver for FECC works for both EPICS and ported iRMX code FECC-PC is a modified SAIOC Only fast part remains BPMs Treat FECC as CAMAC fieldbus for EPICS Add EPICS support for FECC –Move Analog/digital/etc. to SAIOC style –Or just move analogs/digitals/etc to EPICS

Where does this lead? EPICS can slowly take over all functionality FECC becomes CAMAC fieldbus only PCs running RTEMS allow slow migration to EPICS Application migration is totally separate

FECC MPG Old MPG uses PNET, no Ethernet capability FECC MPG will broadcast over Ethernet –MPS Supervisor is Ethernet; has shared memory with old MPG –SAIOC PNET card receives PNET broadcast; could rebroadcast on Ethernet –The BIC talks to the MPG via shared memory too –The Bitbus support capability of the FECC can be (trivially) modified to support PNET.