CKM Data Source System CKM Electronics Group July 2003.

Slides:



Advertisements
Similar presentations
SciFi Tracker DAQ M. Yoshida (Osaka Univ.) MICE meeting at LBNL 10.Feb.2005 DAQ system for KEK test beam Hardware Software Processes Architecture SciFi.
Advertisements

Tracker DAQ Makoto Yoshida (Osaka Univ.) MICE Frascati 2005/6/27.
SciFi Tracker DAQ M. Yoshida (Osaka Univ.) MICE Tracker KEK Mar. 30, 2005.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
Ionization Profile Monitor Project Current Status of IPM Buffer Board Project 10 February 2006 Rick Kwarciany.
Trigger-less and reconfigurable data acquisition system for J-PET
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Bill W. Haynes Slide 1 February 26, 2002 CKM Precision Timing CKM Workshop In San Luis Potosi, Mexico u Common Design for Multiple Timing Applications.
Fabrication & Assembly of Opto-Rx12 Modules for CMS- Preshower S. K. Lalwani Electronics Division Bhabha Atomic Research Centre Mumbai –
K. Honscheid RT-2003 The BTeV Data Acquisition System RT-2003 May 22, 2002 Klaus Honscheid, OSU  The BTeV Challenge  The Project  Readout and Controls.
Hall D Trigger and Data Rates Elliott Wolin Hall D Electronics Review Jefferson Lab 23-Jul-2003.
MSS, ALICE week, 21/9/041 A part of ALICE-DAQ for the Forward Detectors University of Athens Physics Department Annie BELOGIANNI, Paraskevi GANOTI, Filimon.
Huazhong Normal University (CCNU) Dong Wang.  Introduction to the Scalable Readout System  MRPC Readout Specification  Application of the SRS to CMB-MRPC.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Data Acquisition Backbone Core DABC J. Adamczewski, H.G. Essel, N. Kurz, S. Linev GSI, Darmstadt The new Facility for Antiproton and Ion Research at GSI.
DPNC Yannick FAVRE Electronics Highlights /12/ Electronics Highlights2 Electronics group  3 Engineers  Daniel La Marra  Stéphane Débieux.
SODA: Synchronization Of Data Acquisition I.Konorov  Requirements  Architecture  System components  Performance  Conclusions and outlook PANDA FE-DAQ.
TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.
20/10/2008A. Alici - ALICE TOF Festival1 Electronics and data acquisition of the ALICE TOF detector A.Alici University and INFN, Bologna.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
Agata Week – LNL 14 November 2007 Global Readout System for the AGATA experiment M. Bellato a a INFN Sez. di Padova, Padova, Italy.
TELL1 The DAQ interface board for LHCb experiment Gong guanghua, Gong hui, Hou lei DEP, Tsinghua Univ. Guido Haefeli EPFL, Lausanne Real Time ,
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
D ata A cquisition B ackbone C ore DABCDABC , Huelva J.Adamczewski, H.G.Essel, N.Kurz, S.Linev 1 Work.
Wilco Vink 1 Outline Optical station Vertex processor board Output board Latency.
06/09/2011TIPP Introduction Observational study of supernova explosion (SN) is important for understanding the mechanism of SN in detail. – Observation.
COMADC Board and Etc. Jinyuan Wu For CKM Collaboration.
DABCDABC D ata A cquisition B ackbone C ore J.Adamczewski, H.G.Essel, N.Kurz, S.Linev 1 Work supported by EU RP6 project.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
1 April 2009 NA62 DAQ meeting1 LKr calorimeter readout project H.Boterenbrood, A.Ceccucci, B.Hallgren, M.Piccini, H. Wendler.
June 17th, 2002Gustaaf Brooijmans - All Experimenter's Meeting 1 DØ DAQ Status June 17th, 2002 S. Snyder (BNL), D. Chapin, M. Clements, D. Cutts, S. Mattingly.
Modeling PANDA TDAQ system Jacek Otwinowski Krzysztof Korcyl Radoslaw Trebacz Jagiellonian University - Krakow.
Gunther Haller SiD Meeting January 30, 08 1 Electronics Systems Discussion presented by Gunther Haller Research Engineering.
Agata Week – LNL 14 November 2007 LLP ATCA Carrier Status M. Bellato on behalf of the LLP Carrier Working Group.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
1 Electronics Status Trigger and DAQ run successfully in RUN2006 for the first time Trigger communication to DRS boards via trigger bus Trigger firmware.
Current Knowledge on CKM Front-end Electronics M. Bowden, K. Bowie, M. Campbell, P. Cooper, S. Hansen, B. Haynes, A.Inyakin, M. Kozlovsky, K. Nelson,
1 Carleton/Montreal Electronics development J.-P Martin (Montreal) Shengli Liu & M. Dixit (Carleton) LC TPC Meeting DESY Hamburg, 4 June 2007.
CODA Graham Heyes Computer Center Director Data Acquisition Support group leader.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
COMPASS DAQ Upgrade I.Konorov, A.Mann, S.Paul TU Munich M.Finger, V.Jary, T.Liska Technical University Prague April PANDA DAQ/FEE WS Игорь.
DAQ 1000 Tonko Ljubicic, Mike LeVine, Bob Scheetz, John Hammond, Danny Padrazo, Fred Bieser, Jeff Landgraf.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
Super BigBite DAQ & Trigger Jens-Ole Hansen Hall A Collaboration Meeting 16 December 2009.
The trigger-less readout for the Mu3e experiment Dirk Wiedner On behalf of the Mu3e collaboration 31 March 20161Dirk Wiedner.
April 2006 CD1 Review NOvA DAQ 642, hits/sec avg. 20,088 Front-End Boards (~ 3 MByte/sec data rate per FEB) 324 Data Combiner Modules,
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
Giovanna Lehmann Miotto CERN EP/DT-DI On behalf of the DAQ team
LHCb Outer Tracker Electronics 40MHz Upgrade
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
Novosibirsk, September, 2017
Production Firmware - status Components TOTFED - status
TELL1 A common data acquisition board for LHCb
RT2003, Montreal Niko Neufeld, CERN-EP & Univ. de Lausanne
The DZero DAQ System Sean Mattingly Gennady Briskin Michael Clements
Large CMS GEM with APV & SRS electronics
Front-end electronic system for large area photomultipliers readout
Example of DAQ Trigger issues for the SoLID experiment
NA61 - Single Computer DAQ !
STAR-CBM Joint Workshop Heidelberg, Physikalisches Institut
Network Processors for a 1 MHz Trigger-DAQ System
DCM II DCM II system Status Chain test Schedule.
New DCM, FEMDCM DCM jobs DCM upgrade path
Multi Chip Module (MCM) The ALICE Silicon Pixel Detector (SPD)
TELL1 A common data acquisition board for LHCb
Presentation transcript:

CKM Data Source System CKM Electronics Group July 2003

Module DAQ System Event Builder (Switch) DATA Combiner CLK Sys. DATA Combiner PC Farm No-op Reset/Sync. CLK TS10 TS32 Digitizer Serial Links, Optic fiber or LVDS pairs

From Simulation (1) 50 GB/spill

From Simulation (2)

From Simulation (3)

From Simulation (4) Number of detector channels Served by 1 of the 400 data links.

Multiplexers Needed 1GE 300 channels 30 channels 1GE

One Size Fits All --Building Block Similar as the PCI card Bill H. designed for clock system. Possible Configuration: –8 data ports ( RJ-45, 1Gb/s ea.) –2 clock ports (RJ-45, 1Gb/s ea.) –2 GE ports (fiber, 1Gb/s ea.) FPGA RAM

Information Traffic Assignment Macro Slices CLK/SYC CLK return CLK/SYC CLK return Macro Slices CLK/SYC CLK return CentenariesSlow Control Slow Monitoring Slow ControlSlow Monitoring 5V, 3.3V Detector Channel Monitoring FPGA RAM Macro Slices

Usage Example (DMS) TDC 16 CH TDC 16 CH TDC 16 CH TDC 16 CH TDC 16 CH TDC 16 CH TDC 16 CH TDC 16 CH Data from up to 512 Channels FPGA RAM Safety Factor: S1 > 1 Safety Factor: = 8 * S1 250 MB RAM Safety Factor = 2.8 (3 sec spill)

Usage Example (FVS) ADCTDC 8 CH ADCTDC 8 CH ADCTDC 8 CH ADCTDC 8 CH ADCTDC 8 CH ADCTDC 8 CH ADCTDC 8 CH ADCTDC 8 CH Data from 32 Channels Data from 32 Channels FPGA RAM Safety Factor: = 4 * S1 Safety Factor: S1 > MB RAM Safety Factor = 1.8

Using an Old PC as Crate Data to DAQ Switch CLK Link to Next Card CLK Link Ethernet 100 Mb/s FPGA RAM FPGA RAM FPGA RAM FPGA RAM

Zero Cost PC’s: Old and Current Farms Site 38

Cost ItemQty.Ea.Total PCI cards $500$200K PC’s and Ethernet Cards $0 (Site 38)$0 $200K

Summary The Data Source System groups data from front end cards into balanced data streams feeding into DAQ switch. It also distributes timing reference (clock) to the front end cards. It also handles slow control, monitoring functions. (There is no separate slow control system – we hope)

FPGA RAM Using an New PC as Crate Data to DAQ Switch CLK Link to Next Card CLK Link Gigabit Ethernet Card Software Driven PCI Data Flow

Cost (2) ItemQty.Ea.Total PCI cards400$500$200K PC’s and Ethernet Cards 400$1000$400K $600K

Parallel Data to Gigabit Ethernet GE Port Data Port Altera FLEX 10K50A