Michael Neuberg Christopher Picard.  Encoders are used to determine the exact rotational position for elevation or azimuth of the radar dish  The encoders.

Slides:

Advertisements

Similar presentations

Basic HDL Coding Techniques

Advertisements

Laboratory for SoC design TEMPUS meeting Niš,

ABSTRACT The goal of this project was to create a more realistic and interactive appliance interface for a Usability Science class here at Union. Usability.

ECE FPGA Design: Breakout Semester Project Proposal Derek Rose Richard Wunderlich.

CSE 378 Computer Hardware Design Prof. Richard E. Haskell – –Tel: –Web site: Follow.

Steven Koelmeyer BDS(hons)1 Reconfigurable Hardware for use in Ad Hoc Sensor Networks Supervisors Charles Greif Nandita Bhattacharjee.

XILINX ISE 9.1/9.2. To Get Familiar with the Environment How to start an FPGA project How to target your design to particular type of FPGA How to describe.

Configurable System-on-Chip: Xilinx EDK

FPGA BASED IMAGE PROCESSING Texas A&M University / Prairie View A&M University Over the past few decades, the improvements from machine language to objected.

CSE 378 Computer Hardware Design Prof. Richard E. Haskell – –Tel: –Web site: Follow.

Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.

ECE 448: Spring 12 Lab 4 – Part 2 Finite State Machines Basys2 FPGA Board.

FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani.

© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.

© 2011 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.

Dr. Konstantinos Tatas ACOE201 – Computer Architecture I – Laboratory Exercises Background and Introduction.

Summer Research Progress: Week 2 – DSP vs FPGA

CPE 169 Digital Design Laboratory Digilent Inc. Nexys Development Board.

Advisor: Dr. Chandra Christopher Picard Michael Neuberg.

Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf

General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.

Experiment #3A: Introduction to Function Reduction, Function Forms, and VHDL Implementation CPE 169 Digital Design Laboratory.

A Company Selling Technology and not just a Product.

Introduction to FPGA AVI SINGH. Prerequisites Digital Circuit Design - Logic Gates, FlipFlops, Counters, Mux-Demux Familiarity with a procedural programming.

Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

2012/03/06 匡建慈. goals  To build a multi-core platform with Hadoop environment.  Hardware architecture  What is Hadoop ?  What to do and what we have.

1 Keyboard Controller Design By Tamas Kasza Digital System Design 2 (ECE 5572) Summer 2003 A Project Proposal for.

Comments on Lab #4 Annotating Timing Diagrams Draw viewer’s attention to the points you are trying to show / verify –Important output states glitch or.

1 Introduction to Xilinx ISL8.1i Schematic Capture and VHDL 1.

Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.

The Xilinx Spartan 3 FPGA EGRE 631 2/2/09. Basic types of FPGA’s One time programmable Reprogrammable (non-volatile) –Retains program when powered down.

Sequential Arithmetic ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.

GRECO - CIn - UFPE1 A Reconfigurable Architecture for Multi-context Application Remy Eskinazi Sant´Anna Federal University of Pernambuco – UFPE GRECO.

PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.

© 2004 Xilinx, Inc. All Rights Reserved Implemented by : Alon Ben Shalom Yoni Landau Project supervised by: Mony Orbach High speed digital systems laboratory.

Mahapatra-Texas A&M-Fall'001 How to plan on project work? An attempt to consolidate your thought to gear up project activities.

STMIK Jakarta STI&K, Jakarta - September Designing Image Processing Component using FPGA Device By : Sunny Arief Sudiro.

© 2011 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU DSP Design Flow System Generator for DSP.

Working with Xilinx Spartan 3 Embedded Systems Lab 2009.

Part Two: Introducing Percentages and Decimals

Final Presentation Final Presentation OFDM implementation and performance test Performed by: Tomer Ben Oz Ariel Shleifer Guided by: Mony Orbach Duration:

PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.

Introduction to FPGA Tools

Lopamudra Kundu Reg. No. : of Roll No.:- 91/RPE/ Koushik Basak

Yu Du, Yu Long Electrical & Computer Engineering

Four Channel Portable Electronics Rubén Conde*, Humberto Salazar*, Oscar Martínez* and L. Villaseñor ** * Facultad de Ciencias FisicoMatematicas, BUAP,

PentiumPro 450GX Chipset Synthesis Steen Larsen Presentation 1 for ECE572 Nov

Mid-Term Presentation October 5, Team Members Charlie Mraz EE Team Leader Analog Design PCB Layout Allen Joiner EE Microprocessor Design Power Supply.

PTII Model  VHDL Codegen Verification Project Overview 1.Generate VHDL descriptions for Ptolemy models. 2.Maintain bit and cycle accuracy in implementation.

MIPS Pipeline and Branch Prediction Implementation Shuai Chang.

Capture and record 1GHz signal (Block Diagram)

Lecture 10 Xilinx FPGA Memories Part 1

Introduction to Labs Wenchao Cao, Teaching Assistant Department of EECS University of Tennessee.

Multiplying Fractions. Fraction Multiplication Here are some fraction multiplication problems Can you tell how to multiply fraction from these examples?

A Brief Introduction to FPGAs

I 2 C FOR SENSORS IN THE DOM Nestor Institute Koutsoumpos Vasileios - Nestor Institute 1.

Cmod A7 Breadboardable Artix-7 FPGA Module

ATLAS Pre-Production ROD Status SCT Version

Xilinx Spartan-6 FPGA Board Setup

Cellular Automata Project:

Using Xilinx ChipScope Pro Tools

Introduction to Programmable Logic

Course Agenda DSP Design Flow.

ECE 448: Lab 6 Using PicoBlaze Fast Sorting Class Exercise 2.

Physical Implementation

FPGA’s 9/22/08.

CS 140L Lecture 6 Professor CK Cheng 11/05/02.

Part Two: Introducing Percentages and Decimals

Presentation transcript:

Michael Neuberg Christopher Picard

 Encoders are used to determine the exact rotational position for elevation or azimuth of the radar dish  The encoders will go in the platform seen here:

 The data from the encoder will be interfaced to a Xilinx FPGA  This will convert the SSI data from the encoder to data that the DSP can use  The encoders being used have a angular resolution of 0.01degrees  A circuit board will be made to interface these devices once the logic for the FPGA is complete

 The FPGA being implemented is the Xilinx Spartan 3E  Current progress has been slow, but I am beginning to program board  Programming using ISE Webpack in VHDL Specifications of Spartan 3E: 2,160 to 33,192 logic cells 66 to 376 I/O External PROM 18 x 18 multipliers 18 kbit dual port RAM Low cost

ISE example  This is the design tool kit that is provided by Xilinx  It features FPGA programming along with being able to simulated data  Problems now with being able to do at school (working on fixing it)

 Currently, a new radar dish is being built at CHILL  Here are some pictures of the facility at this time  The top picture shows the dish that will be put up  The bottom shows the concrete where the dish will sit

BLIZZARD TORNADO  CHILL has recorded great amounts of data  Here are some examples of this: