Transistor Circuit DC Bias Part 1 ENGI 242. February 2003ENGI 2422 DC Biasing Circuits Fixed-Bias Circuit Emitter-Stabilized Bias Circuit Collector-Emitter.

Slides:



Advertisements
Similar presentations
Types of BJT Biasing Circuits
Advertisements

CE AMPLIFIERS.
TRANSISTOR BJT : DC BIASING.
Lecture 07 DC and AC Load Line
Transistors Fundamentals Common-Emitter Amplifier What transistors do
The Transistor as a Switch The two extreme possible operating points Q sat and Q cutoff show how the transistor can act as a switch. The operating point.
Recommended Books Robert Boylestad and Louis Nashelsky, “Electronic Devices and Circuit Theory”, Prentice Hall, 7th Edition or Latest. Thomas L. Floyd,
SMALL SIGNAL BJT AMPLIFIER
Electronics Principles & Applications Sixth Edition Chapter 6 Introduction to Small-Signal Amplifiers (student version) ©2003 Glencoe/McGraw-Hill Charles.
Chapter 7 DC Biasing Circuits
Transistors They are unidirectional current carrying devices with capability to control the current flowing through them The switch current can be controlled.
Dr. Nasim Zafar Electronics 1: EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
Chapter 5 BJT Circuits Dr.Debashis De Associate Professor West Bengal University of Technology.
Chapter 4 DC Biasing – Bipolar Junction Transistors (BJTs)
Chapter 28 Basic Transistor Theory. 2 Transistor Construction Bipolar Junction Transistor (BJT) –3 layers of doped semiconductor –2 p-n junctions –Layers.
Electronic Devices and Circuit Theory
BJT Fixed Bias ENGI 242 ELEC 222. January 2004ENGI 242/ELEC 2222 BJT Biasing 1 For Fixed Bias Configuration: Draw Equivalent Input circuit Draw Equivalent.
Part B-3 AMPLIFIERS: Small signal low frequency transistor amplifier circuits: h-parameter representation of a transistor, Analysis of single stage transistor.
Voltage Divider Bias ENGI 242 ELEC February 2005ENGI 242/ELEC 2222 BJT Biasing 3 For the Voltage Divider Bias Configurations Draw Equivalent Input.
By Squadron Leader Zahid Mir CS&IT Department, Superior University PHY-BE -18 DC Load Line.
ELEC 121 January 2004 BJT Fixed Bias ELEC 121 Fixed Bias.
Voltage Divider Bias ELEC 121. January 2004ELEC 1212 BJT Biasing 3 For the Voltage Divider Bias Configurations Draw Equivalent Input circuit Draw Equivalent.
Chapter 4 DC Biasing–BJTs. Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Electronic Devices and.
Chapter 5 Transistor Bias Circuits
© 2013 The McGraw-Hill Companies, Inc. All rights reserved. McGraw-Hill 6-1 Electronics Principles & Applications Eighth Edition Chapter 6 Introduction.
Electronics Principles & Applications Fifth Edition Chapter 6 Introduction to Small-Signal Amplifiers ©1999 Glencoe/McGraw-Hill Charles A. Schuler.
© 2013 The McGraw-Hill Companies, Inc. All rights reserved. McGraw-Hill 6-1 Electronics Principles & Applications Eighth Edition Chapter 6 Introduction.
Dr. Nasim Zafar Electronics 1 - EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
BJT Transistors and Characteristics ELEC 121. January 2004ELEC 1212 Introduction to BJT’s BJT Specification Sheets BJT Characteristic Family of Curves.
Biasing Biasing: Application of dc voltages to establish a fixed level of current and voltage. BJT Biasing Circuits: Fixed Bias Circuit Fixed Bias with.
BJT amplifier & small-signal concept
Introduction to BJT Amplifier BJT (Review). Still remember about BJT? The emitter current (i E ) is the sum of the collector current (i C ) and the base.
Chapter 5 Transistor Bias Circuits. Objectives  Discuss the concept of dc biasing of a transistor for linear operation  Analyze voltage-divider bias,
1 Lecture I II & III on TRANSISTOR BIASING & STABILIZATION.
1 TRANSISTOR AMPLIFIER CONFIGURATION -BJT Common-Emitter Amplifier- By: Syahrul Ashikin Azmi School of Electrical System Engineering.
Microelectronic Circuit Design, 3E McGraw-Hill Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger.
TRANSISTOR AMPLIFIER CONFIGURATION -BJT Common-Emitter Amplifier-
Recall Last Lecture Introduction to BJT 3 modes of operation Cut-off Active Saturation Active mode operation of NPN.
BJT Emitter Stabilized Bias
Chapter 4 Bipolar Junction Transistors
Chapter 5 Transistor Bias Circuits
SEM I 2008/09 LECTURE IV: C-E AC ANALYSIS II DMT 231 / 3 ELECTRONICS II Lecture IV AC Analysis II [BJT Common-Emitter Amplifier]
Characteristic Curves To desribe the behavior of a three terminal devices requires two sets of characteristics - input or driving point characteristics.
3.TRANSISTOR CIRCUIT CONFIGURATION
Chapter 4(b) DC Biasing – Bipolar Junction Transistors (BJTs)
Chapter 3 – Transistor Amplifiers – Part 1 Bipolar Transistor Amplifiers.
Chapter 4 DC Biasing–BJTs. Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Electronic Devices and.
Gec,bharuch Presented by.. Neethu nair ( ) Nisha sonawane( ) Chandni parmar( ) Yogita parmar( ) 1.
Prepared by: Garima Devpriya ( ) Jamila Kharodawala ( ) Megha Sharma ( ) ELECTRONICS DEVICES AND CIRCUITS G.H.Patel.
Load Line & BJT Biasing. DC Biasing To establish a constant dc collector current in the BJT. Biasing is required to operate the transistor in the linear.
Lecture 10:Load Line & BJT Biasing CSE251. DC Biasing To establish a constant dc collector current in the BJT. Biasing is required to operate the transistor.
Chapter 5 Transistor Bias Circuits. Objectives  Discuss the concept of dc biasing of a transistor for linear operation  Analyze voltage-divider bias,
NAME: NIDHI PARMAR ENR.NO.: GUIDED BY: RICHA TRIPATHI.
The Bipolar Junction Transistor
Emitter-Stabilized Bias Circuit Load Line Analysis.
ITM UNIVERSE,VADODARA ELECTRONIC DEVICES & CIRCUITS TOPIC NAME TRANSISTOR BIASING (DC ANALYSIS) PREPARED BY: NAME: Dilsha Dharmajan Electronics & communication.
SUB.TEACHER:- MR.PRAVIN BARAD NAME:-SAGAR KUMBHANI ( ) -VIKRAMSINH JADAV( ) -PARECHA TUSHAR( ) TOPIC:-LINEAR AMPLIFIER(BJT.
Electronics Technology Fundamentals Chapter 19 Bipolar Junction Transistor Operation and Biasing.
Chapter 4 DC Biasing–BJTs. Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Electronic Devices and.
DC Biasing - BJTs Chapter 4 Boylestad Electronic Devices and Circuit Theory.
Dr. Nasim Zafar Electronics 1 - EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
Chapter 5 Transistor bias circuits Ir. Dr. Rosemizi Abd Rahim 1 Ref: Electronic Devices and Circuit Theory, 10/e, Robert L. Boylestad and Louis Nashelsky.
BJT Circuits Chapter 5 Dr.Debashis De Associate Professor
Chapter 4 DC Biasing–BJTs
Lecture 10 Bipolar Junction Transistor (BJT)
Chapter 1 – Revision Part 2
ME3000 ANALOG ELECTRONICS [Slide 3] DC Biasing BY DREAMCATCHER
ChapTer FoUr DC BIASING - BIPOLAR JUNCTION TRANSISTORS (BJTs)
ChapTer FoUr DC BIASING - BIPOLAR JUNCTION TRANSISTORS (BJTs)
DC Biasing Circuits.
Presentation transcript:

Transistor Circuit DC Bias Part 1 ENGI 242

February 2003ENGI 2422 DC Biasing Circuits Fixed-Bias Circuit Emitter-Stabilized Bias Circuit Collector-Emitter Loop Voltage Divider Bias Circuit DC Bias with Voltage Feedback Miscellaneous Bias Circuits

February 2003ENGI 2423 Maximum Power Curve

February 2003ENGI 2424 Fixed-Bias Circuit

February 2003ENGI 2425 DC Equivalent circuit

February 2003ENGI 2426 Base-Emitter (Input) Loop Using Kirchoff’s voltage law: – V CC + I B R B + V BE = 0 Solving for I B :

February 2003ENGI 2427 Collector-Emitter (Output) Loop Since: I C =  I B Using Kirchoff’s voltage law: V CE – V CC – I C R C Because: V CE = V C - V E Since V E = 0V, then: V C = V CE Also: V BE = V B - V E with V E = 0V, then: V B = V BE

February 2003ENGI 2428 BJT Saturation Regions When the transistor is operating in the Saturation Region, the transistor is conducting at maximum collector current (based on the resistances in the output circuit, not the spec sheet value) such that:

February 2003ENGI 2429 Determining I csat

February 2003ENGI Determining Icsat for the fixed-bias configuration

February 2003ENGI Load Line Analysis

February 2003ENGI Load Line Analysis The end points of the line are : I Csat and V CE cutoff For load line analysis, use V CE = 0 for I CSAT, and I C = 0 for V CEcutoff I Csat : V CEcutoff : Where I B intersects with the load line we have the Q point Q-point is the particular operating point: Value of R B Sets the value of I B Where I B and Load Line intersect Sets the values of V CE and I C.

February 2003ENGI Circuit values effect Q-point

February 2003ENGI Circuit values effect Q-point (continued)

February 2003ENGI Circuit values effect Q-point (continued)

February 2003ENGI DC Fixed Bias Circuit Example

February 2003ENGI Load-line analysis

February 2003ENGI Fixed-bias load line

February 2003ENGI Movement of Q-point with increasing levels of I B

February 2003ENGI Effect of R C on the load line and Q-point

February 2003ENGI Effect of V CC on the load line and Q-point

February 2003ENGI Example

Emitter Stabilized Bias

February 2003ENGI Emitter-Stabilized Bias Circuit Adding a resistor to the emitter circuit (between the emitter lead and ground) stabilizes the bias circuit

February 2003ENGI Improved Bias Stability The addition of R E to the Emitter improves the stability of a transistor Stability refers to a bias circuit in which the currents and voltages will remain fairly constant for a wide range of temperatures and transistor forward current gain (  ) The temperature surrounding the transistor circuit is not always constant Therefore, the transistor  is not a constant value

February 2003ENGI Base-Emitter Loop

February 2003ENGI Equivalent Network

February 2003ENGI Reflected Input impedance of R E

February 2003ENGI Base-Emitter Loop Applying Kirchoffs voltage law:- V CC + I B R B + V BE +I E R E = 0 Since: I E = (  + 1) I B We can write: - V CC + I B R B + V BE + (  + 1) I B R E = 0 Grouping terms and solving for I B : Or we could solve for I E with:

February 2003ENGI Collector-Emitter Loop

February 2003ENGI Collector-Emitter Loop Applying Kirchoff’s voltage law: - V CC + I C R C + V CE + I E R E = 0 Assuming that I E  I C and solving for V CE : I C = V CC – V CE – (R E + R C ) Solve for V E : V E = I E R E Solve for V C : V C = V CC - I C R C or V C = V CE + I E R E Solve for V B : V B = V CC - I B R B or V B = V BE + I E R E

February 2003ENGI Transistor Saturation At saturation, V CE is at a minimum We will find the value V CEsat = 0.2V For load line analysis, we use V CE = 0 To solve for I CSAT, use the output KVL equation:

February 2003ENGI Load Line Analysis The load line end points can be calculated: At cutoff: At saturation:

February 2003ENGI Emitter Stabilized Bias Circuit Example

February 2003ENGI Load Line For The Emitter-bias Configuration.