1 Wisconsin Computer Architecture Guri SohiMark HillMikko LipastiDavid WoodKaru Sankaralingam Nam Sung Kim.

Slides:



Advertisements
Similar presentations
Multiprocessors— Large vs. Small Scale Multiprocessors— Large vs. Small Scale.
Advertisements

Lecture 6: Multicore Systems
Department of Computer Science iGPU: Exception Support and Speculative Execution on GPUs Jaikrishnan Menon, Marc de Kruijf Karthikeyan Sankaralingam Vertical.
MULTICORE PROCESSOR TECHNOLOGY.  Introduction  history  Why multi-core ?  What do you mean by multicore?  Multi core architecture  Comparison of.
Is SC + ILP = RC? Presented by Vamshi Kadaru Chris Gniady, Babak Falsafi, and T. N. VijayKumar - Purdue University Spring 2005: CS 7968 Parallel Computer.
RISC vs CISC CS 3339 Lecture 3.2 Apan Qasem Texas State University Spring 2015 Some slides adopted from Milo Martin at UPenn.
Instruction Level Parallelism (ILP) Colin Stevens.
Multiprocessors ELEC 6200: Computer Architecture and Design Instructor : Agrawal Name: Nam.
Single-Chip Multiprocessors: the Rebirth of Parallel Architecture Guri Sohi University of Wisconsin.
Introduction What is Parallel Algorithms? Why Parallel Algorithms? Evolution and Convergence of Parallel Algorithms Fundamental Design Issues.
©UCB CS 162 Computer Architecture Lecture 1 Instructor: L.N. Bhuyan
Lecture 37: Chapter 7: Multiprocessors Today’s topic –Introduction to multiprocessors –Parallelism in software –Memory organization –Cache coherence 1.
Multi-core processors. History In the early 1970’s the first Microprocessor was developed by Intel. It was a 4 bit machine that was named the 4004 The.
Single-Chip Multi-Processors (CMP) PRADEEP DANDAMUDI 1 ELEC , Fall 08.
Joram Benham April 2,  Introduction  Motivation  Multicore Processors  Overview, CELL  Advantages of CMPs  Throughput, Latency  Challenges.
Chapter 18 Multicore Computers
1 Presenter: Ming-Shiun Yang Sah, A., Balakrishnan, M., Panda, P.R. Design, Automation & Test in Europe Conference & Exhibition, DATE ‘09. A Generic.
Operating Systems Should Manage Accelerators Sankaralingam Panneerselvam Michael M. Swift Computer Sciences Department University of Wisconsin, Madison,
1 VLSI and Computer Architecture Trends ECE 25 Fall 2012.
18-447: Computer Architecture Lecture 30B: Multiprocessors Prof. Onur Mutlu Carnegie Mellon University Spring 2013, 4/22/2013.
8 – Simultaneous Multithreading. 2 Review from Last Time Limits to ILP (power efficiency, compilers, dependencies …) seem to limit to 3 to 6 issue for.
Simultaneous Multithreading: Maximizing On-Chip Parallelism Presented By: Daron Shrode Shey Liggett.
LOGO Multi-core Architecture GV: Nguyễn Tiến Dũng Sinh viên: Ngô Quang Thìn Nguyễn Trung Thành Trần Hoàng Điệp Lớp: KSTN-ĐTVT-K52.
Computer Architecture Challenges Shriniwas Gadage.
(C) 2003 Mulitfacet ProjectUniversity of Wisconsin-Madison Evaluating a $2M Commercial Server on a $2K PC and Related Challenges Mark D. Hill Multifacet.
1 Thread level parallelism: It’s time now ! André Seznec IRISA/INRIA CAPS team.
Computer Architecture and System Research For Future Computing Jaehyuk Huh.
Last Time Performance Analysis It’s all relative
Multi-core architectures. Single-core computer Single-core CPU chip.
Multi-Core Architectures
1 Thread level parallelism: It’s time now ! André Seznec IRISA/INRIA CAPS team.
1 Computer Architecture Research Overview Rajeev Balasubramonian School of Computing, University of Utah
Grad Student Visit DayUniversity of Wisconsin-Madison Wisconsin Computer Architecture Guri SohiMark HillMikko LipastiDavid WoodKaru Sankaralingam Nam Sung.
COMPUTER ENGINEERING AT THE UNIVERSITY OF WISCONSIN - MADISON.
Architectural Characterization of an IBM RS6000 S80 Server Running TPC-W Workloads Lei Yang & Shiliang Hu Computer Sciences Department, University of.
Outline  Over view  Design  Performance  Advantages and disadvantages  Examples  Conclusion  Bibliography.
4/25/2013 CS152, Spring 2013 CS 152 Computer Architecture and Engineering Lecture 22: Putting it All Together Krste Asanovic Electrical Engineering and.
André Seznec Caps Team IRISA/INRIA 1 High Performance Microprocessors André Seznec IRISA/INRIA
YEAR 2006 The University of Auckland | New Zealand PRESENTATION Computer Science 703 Advance Computer Architecture 2006 Semester 1 Preparation for Test.
Multi-core processors. 2 Processor development till 2004 Out-of-order Instruction scheduling Out-of-order Instruction scheduling.
Copyright © Curt Hill Parallelism in Processors Several Approaches.
MULTICORE PROCESSOR TECHNOLOGY.  Introduction  history  Why multi-core ?  What do you mean by multicore?  Multi core architecture  Comparison of.
Embedded Computer Architecture 5SIA0 Overview Henk Corporaal TUEindhoven
Hybrid Multi-Core Architecture for Boosting Single-Threaded Performance Presented by: Peyman Nov 2007.
Computer Organization CS224 Fall 2012 Lesson 52. Introduction  Goal: connecting multiple computers to get higher performance l Multiprocessors l Scalability,
Multicore: Panic or Panacea? Mikko H. Lipasti Associate Professor Electrical and Computer Engineering University of Wisconsin – Madison
Corse Overview Miodrag Bolic ELG7187 Topics in Computers: Multiprocessor Systems on Chip.
Lecture 1: Introduction CprE 585 Advanced Computer Architecture, Fall 2004 Zhao Zhang.
Hardware Trends CSE451 Andrew Whitaker. Motivation Hardware moves quickly OS code tends to stick around for a while “System building” extends way beyond.
Advanced Pipelining 7.1 – 7.5. Peer Instruction Lecture Materials for Computer Architecture by Dr. Leo Porter is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike.
Processor Performance & Parallelism Yashwant Malaiya Colorado State University With some PH stuff.
Processor Level Parallelism 2. How We Got Here Developments in PC CPUs.
Elec/Comp 526 Spring 2015 High Performance Computer Architecture Instructor Peter Varman DH 2022 (Duncan Hall) rice.edux3990 Office Hours Tue/Thu.
Multi-Core CPUs Matt Kuehn. Roadmap ► Intel vs AMD ► Early multi-core processors ► Threads vs Physical Cores ► Multithreading and Multi-core processing.
Lynn Choi School of Electrical Engineering
ECE/CS 757: Advanced Computer Architecture II Midterm 2 Review
Multi-core processors
Multi-core processors
Challenges in Concurrent Computing
Levels of Parallelism within a Single Processor
Lecture 1: Parallel Architecture Intro
ECE/CS 757: Advanced Computer Architecture II
CS/EE 6810: Computer Architecture
James Goodman (emeritus) Mark Hill Nam Kim Mikko Lipasti
Single-Chip Multiprocessors: the Rebirth of Parallel Architecture
Computer Evolution and Performance
EE 4xx: Computer Architecture and Performance Programming
CSC3050 – Computer Architecture
Levels of Parallelism within a Single Processor
8 – Simultaneous Multithreading
Presentation transcript:

1 Wisconsin Computer Architecture Guri SohiMark HillMikko LipastiDavid WoodKaru Sankaralingam Nam Sung Kim

2 Microprocessor Evolution Uniprocessor 1971 (4004) 2002 (P4) 34% annual growth no additional $ or Joules Several techniques UW Sohi, Smith, Goodman, Hill, Wood

3 Microprocessor Evolution UniprocessorMulticore 1971 (4004) 2002 (P4) % annual growth no additional $ or Joules Ongoing transition

4 Microprocessor Evolution UniprocessorMulticore? 1971 (4004) 2002 (P4) % annual growth no additional $ or Joules

5 Future  Moore’s law to continue  Doubling of devices  But…devices consume same power as previous generation

6 Future But…2X Power…4X Power!

7 Dark Silicon Cannot power on all devices

8

9 Future Architectures  Easy ways to program multicore chips  Improving energy efficiency of processing  Improving communication and synchronization

10 Why Computer Architecture at Wisconsin? 1 of 2  Strong History  processors: branch prediction, decoupled architectures, precise interrupts, out-of-order processors, pipeline clocking, speculative execution, speculative multithreading  memory: snooping coherence, 3Cs model, memory consistency, non-blocking caches, token coherence  simulation: simplescalar, pharmsim, & GEMS  Strong Present  speculative multithreading, speculative coherence, chip multiprocessors, virtual machines, transactional memory  awards: Eckert-Mauchly, Wilkes, IEEE/ACM Fellows, National academy of engineering members  20 grad students & several well-funded projects

11 Why Computer Architecture at Wisconsin? 2 of 2  Former Graduate Students Prospering  Over a dozen in academia: CMU, Duke, Illinois, Maryland, Michigan, NCSU, U Penn, Purdue, Texas, Toronto  Nearly all winners of NSF CAREER awards, 4 winners of Sloan Research Fellowships, 4 winners of Maurice Wilkes award  Several in key industrial positions: AMD, Cray, IBM, Intel, Sun  Includes principal architects of important products (Intel KnightsFairy, Alpha 21264, Cray T3EX1/)  Strong Future  We average 15-20% ISCA papers since 2000, our grads average another 15-20%  We want to add you to this slide!

12 Selected Projects 1 of 2  Multifacet: Multicore design (Hill & Wood)  Recent: Log-based Transactional Memory  Future: Deterministic Execution & Replay  Vertical: Technology-driven architecture (Sankaralingam)  Idempotent Processing  DySER: Energy efficiency through extreme specialization  Multiscalar: Processor Design (Sohi)  Past: Speculative multithreading and variants  Recent/Current: Non-traditional multicore architectures and solving the multicore programming problem.

13 Selected Projects 2 of 2  Many-Core Power and Performance(Kim)  Power, performance optimization considering process variability  Reliable, low-power computing  Pharm: System and processor design (Lipasti)  Optimized software & hardware for commercial servers  Novel and power-efficient cache coherence and interconnects  High ILP processors with low power and low complexity

14