Stateflow Toolbox  Stateflow ® is an environment for modeling and simulating combinatorial and sequential decision logic based on state machines and flow charts. Stateflow lets you combine graphical and tabular representations, including state transition diagrams, flow charts, state transition tables, and truth tables, to model how your system reacts to events, time-based conditions, and external input signals.  With Stateflow you can design logic for supervisory control, task scheduling, and fault management applications. Stateflow includes state machine animation and static and run-time checks for testing design consistency and completeness before implementation.

Sum of Product

(Simulink/Stateflow method)

Verilog code Simulink/Stateflow method

Limitations Stateflow has a large number of features, some of which may never have reasonable hardware implementations. Other features,while feasible to implement in hardware, were not supported by HDL simulink Coder for the sake of keeping the code simple. The limitations of SF2VHD are on thenumber and types of objects in HDL library. The next two subsections outline all these limitations, including why they were left out and any suggestions forfuture implementation if the need arises.

Future work

References 1. Davis, W. R. BWRC IC Design Flow Concept Slides Davis, W. R. SSHAFT Manifesto Harel, D. StateCharts: A Visual Formalism for Complex Systems. Sci. Comput. Programs, 8: The MathWorks, Inc. Using Stateflow Husted, P. Design and Implementation of Digital Timing Recovery and Carrier Synchronization for High Speed Wireless Communications. Masters thesis, Department of Electrical Engineering and Computer Science, U. C. Berkeley Ammer, J. and Sheets, M. Timing Recovery Unit For a 1.6Mbps DSSS Receiver. EE225C Final Project, Department of Electrical Engineering and Computer Science, U. C. Berkeley

Thanks for attention!